


# SEONG JI / SFM11R3

P/N: SFM11R3000

DATA SHEET Rev.05



## SEONG JI

54-33, DongtanHana1(i)-gil, Hwaseong-si, Gyeonggi-do,  
18423, Korea

<http://www.seongji.co.kr>

**▶ CONTENTS**

<b>1. Approval Revision Record</b> .....	3
<b>2. Scope</b> .....	4
<b>3. Numbering of product</b> .....	4
3-1. Product .....	4
3-2. Part No. ....	4
3-3. Lot. No. ....	5
<b>4. Absolute Maximum Ratings</b> .....	6
<b>5. DC Characteristics</b> .....	6
<b>6. I/O Specifications</b> .....	6
<b>7. RF Specifications</b> .....	7
<b>8. Pin Description</b> .....	8
8-1. Interface PIN(SMD Type : 31 Pin)_Bottom view .....	8
8-2. Interface PIN description .....	9
<b>9. Block Diagram</b> .....	10
<b>10. Dimensions</b> .....	11
10-1. Design dimension.....	11
<b>11. Reflow profile</b> .....	12
<b>12. Package</b> .....	13
12-1. Dimension of Tape.....	13
12-2. Dimension of Reel .....	13
12-3. IN BOX .....	14
12-4. OUT BOX .....	14
12-5. IN BOX Label .....	15
12-6. OUT BOX Label .....	15
<b>13. Power Modes</b> .....	16
13-1. TX current test.....	16
13-2. RX current test .....	16
13-3. Sleep current test .....	17
13-4. Deep sleep current test .....	17
<b>14. AT commands</b> .....	18
<b>15. Registers</b> .....	21
<b>16. Specific recommendation</b> .....	21
<b>17. Design Guide</b> .....	22
17-1. Circuit Design .....	22
17-2. PCB Layout Design .....	23
17-3. Soldering Footprint .....	23
<b>18. POR requirement</b> .....	24
18-1. Normal Start-up .....	24
18-2. Temporary Loss of Power .....	24
18-3. Suggested External Reset Sequence .....	25
<b>19. Reset</b> .....	26
19-1. External reset (case1) .....	26
19-2. Reset control from Host MCU(case2) .....	26
<b>20. ESD protection guide</b> .....	27

**1. Approval Revision Record**

NO	REASON	RECORD OF REVISION	Date	Remark
1	REV00	Approval Releases	2018-10-08	
2	REV01	P/N changed, by Wisol internal numbering rule change (WSSFM11R3AT→SFM11R3000) Command chart added.	2018-10-25	
3	REV02	Design guide added	2018-12-14	
4	REV03	P1 certification test completed	2019-01-29	
5	REV04	POR requirement added	2019-04-25	
6	REV05	Manufacture changed( Seong JI )	2019-08-20	

## 2. Scope

Description : Sigfox Module RC3.c(BW=192KHz)

Type : SMD Type


PCBA Size : 13mm(W) x 15mm(L) x 2.21mm(H)

This module is SIGFOX verified and that the TELEC are completed.

**TELEC Certification Number: 001-A14400**

## 3. Numbering of product

### 3-1. Product



### 3-2. Part No.

<b>S</b>	<b>F</b>	<b>M</b>	<b>1</b>	<b>1</b>	<b>R</b>	<b>3</b>	<b>0</b>	<b>0</b>	<b>0</b>
(1)	(2)	(3)	(4)	(5)	(6)	(7)	(8)	(9)	(10)

No.	EXPLANATION
(1),(2)	Application (SF:Sigfox)
(3)	Type (M:Module)
(4),(5)	Group model numbering
(6),(7)	Region Code(R3:Japan)
(8),(9),(10)	Management code

3-3. Lot. No.

<b>S</b>	<b>A</b>	<b>E</b>	<b>G</b>	<b>I</b>	<b>1</b>	<b>1</b>	<b>0</b>	<b>1</b>
(1)	(2)	(3)	(4)	(5)	(6)	(7)	(8)	(9)

①	Sigfox Module																																																																																									
②	Manufacture Area <table border="1" style="width: 100%; text-align: center;"> <tr> <td style="width: 33%;">Packing Lot</td> <td style="width: 16.5%;">A</td> <td style="width: 16.5%;">B</td> <td style="width: 16.5%;">C</td> <td colspan="8"></td> </tr> <tr style="background-color: #f4a460;"> <td>Area</td> <td>Korea</td> <td>China</td> <td>Vietnam</td> <td colspan="8"></td> </tr> </table>												Packing Lot	A	B	C									Area	Korea	China	Vietnam																																																														
Packing Lot	A	B	C																																																																																							
Area	Korea	China	Vietnam																																																																																							
③	Year <table border="1" style="width: 100%; text-align: center;"> <tr style="background-color: #d3d3d3;"> <td style="width: 10%;">Year</td> <td style="width: 8.3%;">2010</td> <td style="width: 8.3%;">2011</td> <td style="width: 8.3%;">2012</td> <td style="width: 8.3%;">2013</td> <td style="width: 8.3%;">2014</td> <td style="width: 8.3%;">2015</td> <td style="width: 8.3%;">2016</td> <td style="width: 8.3%;">2017</td> <td style="width: 8.3%;">2018</td> <td style="width: 8.3%;">2019</td> <td colspan="2"></td> </tr> <tr> <td>Mark</td> <td>W</td> <td>X</td> <td>Y</td> <td>Z</td> <td>A</td> <td>B</td> <td>C</td> <td>D</td> <td>E</td> <td>F</td> <td colspan="2"></td> </tr> </table>												Year	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019			Mark	W	X	Y	Z	A	B	C	D	E	F																																																						
Year	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019																																																																																
Mark	W	X	Y	Z	A	B	C	D	E	F																																																																																
④	Month <table border="1" style="width: 100%; text-align: center;"> <tr style="background-color: #d3d3d3;"> <td style="width: 10%;">Month</td> <td style="width: 8.3%;">1</td> <td style="width: 8.3%;">2</td> <td style="width: 8.3%;">3</td> <td style="width: 8.3%;">4</td> <td style="width: 8.3%;">5</td> <td style="width: 8.3%;">6</td> <td style="width: 8.3%;">7</td> <td style="width: 8.3%;">8</td> <td style="width: 8.3%;">9</td> <td style="width: 8.3%;">10</td> <td style="width: 8.3%;">11</td> <td style="width: 8.3%;">12</td> </tr> <tr> <td>Mark</td> <td>A</td> <td>B</td> <td>C</td> <td>D</td> <td>E</td> <td>F</td> <td>G</td> <td>H</td> <td>I</td> <td>J</td> <td>K</td> <td>L</td> </tr> </table>												Month	1	2	3	4	5	6	7	8	9	10	11	12	Mark	A	B	C	D	E	F	G	H	I	J	K	L																																																				
Month	1	2	3	4	5	6	7	8	9	10	11	12																																																																														
Mark	A	B	C	D	E	F	G	H	I	J	K	L																																																																														
⑤	Day <table border="1" style="width: 100%; text-align: center;"> <tr style="background-color: #d3d3d3;"> <td style="width: 10%;">Day</td> <td style="width: 8.3%;">1</td> <td style="width: 8.3%;">2</td> <td style="width: 8.3%;">3</td> <td style="width: 8.3%;">4</td> <td style="width: 8.3%;">5</td> <td style="width: 8.3%;">6</td> <td style="width: 8.3%;">7</td> <td style="width: 8.3%;">8</td> <td style="width: 8.3%;">9</td> <td style="width: 8.3%;">10</td> <td colspan="2"></td> </tr> <tr> <td>Mark</td> <td>1</td> <td>2</td> <td>3</td> <td>4</td> <td>5</td> <td>6</td> <td>7</td> <td>8</td> <td>9</td> <td>A</td> <td colspan="2"></td> </tr> <tr style="background-color: #d3d3d3;"> <td style="width: 10%;">Day</td> <td style="width: 8.3%;">11</td> <td style="width: 8.3%;">12</td> <td style="width: 8.3%;">13</td> <td style="width: 8.3%;">14</td> <td style="width: 8.3%;">15</td> <td style="width: 8.3%;">16</td> <td style="width: 8.3%;">17</td> <td style="width: 8.3%;">18</td> <td style="width: 8.3%;">19</td> <td style="width: 8.3%;">20</td> <td colspan="2"></td> </tr> <tr> <td>Mark</td> <td>B</td> <td>C</td> <td>D</td> <td>E</td> <td>F</td> <td>G</td> <td>H</td> <td>I</td> <td>J</td> <td>K</td> <td colspan="2"></td> </tr> <tr style="background-color: #d3d3d3;"> <td style="width: 10%;">Day</td> <td style="width: 8.3%;">21</td> <td style="width: 8.3%;">22</td> <td style="width: 8.3%;">23</td> <td style="width: 8.3%;">24</td> <td style="width: 8.3%;">25</td> <td style="width: 8.3%;">26</td> <td style="width: 8.3%;">27</td> <td style="width: 8.3%;">28</td> <td style="width: 8.3%;">29</td> <td style="width: 8.3%;">30</td> <td style="width: 8.3%;">31</td> <td></td> </tr> <tr> <td>Mark</td> <td>L</td> <td>M</td> <td>N</td> <td>O</td> <td>P</td> <td>Q</td> <td>R</td> <td>S</td> <td>T</td> <td>U</td> <td>V</td> <td></td> </tr> </table>												Day	1	2	3	4	5	6	7	8	9	10			Mark	1	2	3	4	5	6	7	8	9	A			Day	11	12	13	14	15	16	17	18	19	20			Mark	B	C	D	E	F	G	H	I	J	K			Day	21	22	23	24	25	26	27	28	29	30	31		Mark	L	M	N	O	P	Q	R	S	T	U	V	
Day	1	2	3	4	5	6	7	8	9	10																																																																																
Mark	1	2	3	4	5	6	7	8	9	A																																																																																
Day	11	12	13	14	15	16	17	18	19	20																																																																																
Mark	B	C	D	E	F	G	H	I	J	K																																																																																
Day	21	22	23	24	25	26	27	28	29	30	31																																																																															
Mark	L	M	N	O	P	Q	R	S	T	U	V																																																																															
⑥⑦	Model Serial Number (10,11,12,13...)																																																																																									
⑧⑨	A Serial Number (1serial: 900ea)																																																																																									

#### 4. Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
VCC	Module input voltage	-0.5 to 5.5	V
OT	Operating Temperature	-30 to +85	°C
ST	Storage Temperature	-40 to +125	°C

#### 5. DC Characteristics

Symbol	Parameter	Min	Typ.	Max	Unit
VCC	Module input voltage	2.1	3.3	3.6	V
Current (@+3.3V)	Tx Current(@+13.0dBm,MOD)	-	47	-	mA
	Rx Current	-	13.5	-	mA
	Sleep Current Deep Sleep Current	-	1.7 0.13	-	uA

#### 6. I/O Specifications

Symbol	Parameter	Min	Typ.	Max	Unit
VIH	High level input voltage @VCC=3.3V	2.0			V
VIL	Low level input voltage @VCC=3.3V			0.8	V


## 7. RF Specifications

Conditions: VCC=3.3V, Temp=25°C

Parameter		Min	Typ.	Max	Unit
<b>RF Characteristics</b>					
RF Frequency	Tx(BW: 192KHz)		923.2		MHz
	Rx		922.2		MHz
Tx output power(at "14" setting)			12.5		dBm
Frequency Error Tolerance(+25°C)		-2.5	-	+2.5	ppm
2 <sup>nd</sup> Harmonics(conducted)		-	-37	-35	dBm
3 <sup>rd</sup> Harmonics(conducted)		-	-41	-35	dBm
Rx Sensitivity(@600bps, GFSK)		-	-127	-	dBm
Rx Spurious Emission(30MHz~12.75GHz)				-54	dBm

### 8. Pin Description

8-1. Interface PIN(SMD Type : 31 Pin)\_Bottom view



1	GND	9	GPIO5	17	TXLED/ DBG_CLK	25	GPIO2
2	GND	10	GPIO4	18	NC4/DBG_EN	26	GPIO3
3	GND	11	CPU_LED	19	RST_N	27	GND
4	GND	12	RADIO_LED	20	GND	28	GND
5	NC3/ SYSCLK	13	GPIO9	21	VDD_IO	29	GND
6	GPIO8	14	UARTTX	22	GND	30	RF_IO
7	GPIO7	15	UARTRX	23	GPIO0	31	GND
8	GPIO6	16	RXLED/ DBG_DATA	24	GPIO1		

# Pin-map of RC1, RC2, RC3 and RC4 module is compatible (Pin to Pin)




## 8-2. Interface PIN description

PIN(s)	NAME	TYPE	Description
1~4	GND	P	Ground
5	NC3/SYSCLK	N	Do not connect
6	GPIO8	I/O/PU	General purpose IO
7	GPIO7	I/O/PU	General purpose IO, selectable SPI functionality (MISO)
8	GPIO6	I/O/PU	General purpose IO, selectable SPI functionality (MOSI)
9	GPIO5	I/O/PU	General purpose IO, selectable SPI functionality (SCK)
10	GPIO4	I/O/PU	General purpose IO, selectable $\Sigma\Delta$ DAC functionality, selectable dock functionality
11	CPU_LED	O	CPU activity indicator
12	RADIO_LED	O	Radio activity indicator
13	GPIO9	I/O/PU	General purpose IO, wakeup from deep sleep
14	UARTTX	O	UART transmit
15	UARTRX	I/PU	UART receive
16	RXLED/DBG_DATA	O	Receive activity indicator
17	TXLED/DBG_CLK	O	Transmit activity indicator
18	NC4/DBG_EN	PD	Do not connect
19	RST_N	I/PU	Optional reset pin
20	GND	P	Ground
21	VDD_IO	P	Power supply
22	GND	P	Ground
23	GPIO0	I/O/A/PU	General purpose IO, selectable ADC functionality, selectable $\Sigma\Delta$ DAC functionality, selectable clock functionality
24	GPIO1	I/O/A/PU	General purpose IO, selectable ADC functionality
25	GPIO2*	I/O/A/PU	General purpose IO, selectable ADC functionality
26	GPIO3*	I/O/A/PU	General purpose IO, selectable ADC functionality
27	GND	P	Ground
28~29	GND	P	Ground
30	RF_IO	A	RF input/output
31	GND	P	Ground


\* The GPIO2 and GPIO3 pin as "Not connected" state if the product is designed to be compatible with RC2 and RC4 module.

9. Block Diagram




### 10. Dimensions

#### 10-1. Design dimension



11. Reflow profile


<Reflow profile of Module>




SPEC	Preheat	Soak	Ramp	PEAK
	50~100°C	100~170°C	220°C ↑	240°C
	1~2°C/sec	60~100sec	30~50sec	±5°C
result of measurement	1.5	69	44	237.5
	OK	OK	OK	OK

## 12. Package


### 12-1. Dimension of Tape




### 12-2. Dimension of Reel




12-3. IN BOX




12-4. OUT BOX




12-5. IN BOX Label



12-6. OUT BOX Label



### 13. Power Modes



#### 13-1. TX current test

1. Disconnect Debug Switch(SW5~SW9) on EVB
2. Connect UART Switch(SW10~SW11) on EVB
3. Power switch ON(SW4) on EVB
4. Push the RESET Switch(SW1) on EVB
5. Initial mode=Standby mode (@500uA/ Remove J2-CPULED jumper)
6. TX current test method
  - 1) Input AT command 'AT' (UART condition checking)
  - 2) Click the Quick command (  MOD JP ON : default power table '15') or Input AT command 'AT\$IF=923200000 click 'Send' icon, then 'ATS302=14', click 'Send' icon, 'AT\$CB=-1,1' and then click 'Send' icon.  
For changing RF power, use 'ATS302=XX' and then click 'Send' icon instead of using 'ATS302=14'
  - 3) Disconnect UART Switch(SW10~SW11) on EVB
  - 4) And then, Check TX current

#### 13-2. RX current test

1. Disconnect Debug Switch(SW5~SW9) on EVB
2. Connect UART Switch(SW10~SW11) on EVB
3. Power switch ON(SW4) on EVB
4. Push the RESET Switch(SW1) on EVB
5. Initial mode=Standby mode (@500uA/ Remove J4-CPULED jumper)
3. RX current test method
  - 1) Input AT command 'AT' (UART condition checking)
  - 2) Input AT command 'AT\$RL' and then click 'Send' icon.
  - 3) Disconnect UART Switch(SW10~SW11) on EVB
  - 4) And then, Check TX current.



### 13-3. Sleep current test

1. Disconnect Debug Switch(SW5~SW9) on EVB
2. Connect UART Switch(SW10~SW11) on EVB
3. Power switch ON(SW4) on EVB
4. Push the RESET Switch(SW1) on EVB
5. Initial mode= Standby mode (@500uA/ Remove J2-CPULED jumper)
6. Sleep current test method
  - 1) Input AT command 'AT' (UART condition checking)
  - 2) Input AT command 'AT\$P=1' (sleep mode command)
  - 3) Disconnect UART Switch(SW10~SW11) on EVB
  - 4) And then, Check Sleep current


### 13-4. Deep sleep current test

1. Disconnect Debug Switch(SW5~SW9) on EVB
2. Connect UART Switch(SW10~SW11) on EVB
3. Power switch ON(SW4) on EVB
4. Push the RESET Switch(SW1) on EVB
5. Initial mode= Standby mode (@500uA/ Remove J2-CPULED jumper)
6. Sleep current test method
  - 1) Input AT command 'AT' (UART condition checking)
  - 2) Input AT command 'AT\$P=2' (sleep mode command)
  - 3) Disconnect UART Switch(SW10~SW11) on EVB
  - 4) And then, Check Sleep current
  - 5) If the module wakes up, Push the tact switch(SW2: wakeup PIN) on EVB

## 14. AT commands

Command	Name	Description												
AT	Dummy Command	Just returns 'OK' and does nothing else. Can be used to check communication.												
AT\$SB=bit[,bit]	Send Bit	Send a bit status (0 or 1). Optional bit flag indicates if AX-SFJK should receive a downlink frame.												
AT\$SF=frame[,bit]	Send Frame	Send payload data, 1 to 12 bytes. Optional bit flag indicates if AX-SFJK should receive a downlink frame.												
AT\$SO	Manually send out of band message	Send the out-of-band message.												
AT\$TR?	Get the transmit repeat	Returns the number of transmit repeats. Default: 2												
AT\$TR=?	Get transmit range	Returns the allowed range of transmit repeats.												
AT\$TR=uint	Get transmit repeat	Sets the transmit repeat.												
AT\$uint?	Get Register	Query a specific configuration register's value. See chapter "Registers" for a list of registers.												
AT\$uint=uint	Set Register	Change a configuration register.												
AT\$uint=?	Get Register Range	Returns the allowed range of transmit repeats.												
AT\$IF=uint	Set TX Frequency	Set the output carrier macro channel for Sigfox frames.												
AT\$IF?	Get TX Frequency	Get the currently chosen TX frequency.												
AT\$DR=uint	Set RX Frequency	Set the reception carrier macro channel for Sigfox frames.												
AT\$DR?	Get RX Frequency	Get the currently chosen RX frequency.												
AT\$CW=uint,bit[,uint_opt]	Continuous Wave	<p>To run emission tests for Sigfox certification it is necessary to send a continuous wave, i.e. just the base frequency without any modulation. Parameters:</p> <table border="1"> <thead> <tr> <th>Name</th> <th>Range</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>Frequency</td> <td>800000000–999999999, 0</td> <td>Continuous wave frequency in Hz. Use 923200000 for Sigfox</td> </tr> <tr> <td>Mode</td> <td>0, 1</td> <td>Enable or disable carrier wave.</td> </tr> <tr> <td>Power</td> <td>14</td> <td>dBm of signal   Default: 14</td> </tr> </tbody> </table>	Name	Range	Description	Frequency	800000000–999999999, 0	Continuous wave frequency in Hz. Use 923200000 for Sigfox	Mode	0, 1	Enable or disable carrier wave.	Power	14	dBm of signal   Default: 14
Name	Range	Description												
Frequency	800000000–999999999, 0	Continuous wave frequency in Hz. Use 923200000 for Sigfox												
Mode	0, 1	Enable or disable carrier wave.												
Power	14	dBm of signal   Default: 14												
AT\$CB=uint_opt,bit	Test Mode: TX constant byte	<p>For emission testing it is useful to send a specific bit pattern. The first parameter specifies the byte to send. Use '-1' for a (pseudo-)random pattern. Parameters:</p> <table border="1"> <thead> <tr> <th>Name</th> <th>Range</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>Pattern</td> <td>0–255, -1</td> <td>Byte to send. Use '-1' for a (pseudo-)random pattern.</td> </tr> <tr> <td>Mode</td> <td>0, 1</td> <td>Enable or disable pattern test mode.</td> </tr> </tbody> </table>	Name	Range	Description	Pattern	0–255, -1	Byte to send. Use '-1' for a (pseudo-)random pattern.	Mode	0, 1	Enable or disable pattern test mode.			
Name	Range	Description												
Pattern	0–255, -1	Byte to send. Use '-1' for a (pseudo-)random pattern.												
Mode	0, 1	Enable or disable pattern test mode.												
AT\$T?	Get Temperature	Measure internal temperature and return it in 1/10 <sup>th</sup> of a degree Celsius.												
AT\$V?	Get Voltages	Return current voltage and voltage measured during the last transmission in mV.												

Command	Name	Description																		
AT\$I=uint	Information	<p>Display various product information:</p> <ul style="list-style-type: none"> <li>0: Software Name &amp; Version Example Response: AX-Sigfox 1.1 RCZ3</li> <li>1: Contact Details Example Response: support@axsem.com</li> <li>2: Silicon revision lower byte Example Response: 8F</li> <li>3: Silicon revision upper byte Example Response: 51</li> <li>4: Major Firmware Version Example Response: 1</li> <li>5: Minor Firmware Version Example Response: 1</li> <li>7: Firmware Variant (Frequency Band etc. (EU/US)) Example Response: RCZ3</li> <li>9: SIGFOX Library Version Example Response: UDL1-1.8.9</li> <li>10: Device ID Example Response: 00012345</li> <li>11: PAC Example Response: 0123456789ABCDEF</li> </ul>																		
AT\$P=uint	Set Power Mode	<p>To conserve power, the AX-SFJK can be put to sleep manually. Depending on power mode, you will be responsible for waking up the AX-SFJK again!</p> <ul style="list-style-type: none"> <li>0: software reset (settings will be reset to values in flash)</li> <li>1: sleep (send a break to wake up)</li> <li>2: deep sleep (toggle GPIO9 or RESET_N pin to wake up; the AX-SFJK is not running and all settings will be reset!)</li> </ul>																		
AT\$WR	Save Config	<p>Write all settings to flash (RX/TX frequencies, registers) so they survive reset/deep sleep or loss of power. Use AT\$P=0 to reset the AX-SFJK and load settings from flash.</p>																		
AT:Pn?	Get GPIO Pin	<p>Return the setting of the GPIO Pin <i>n</i>; <i>n</i> can range from 0 to 9. A character string is returned describing the mode of the pin, followed by the actual value. If the pin is configured as analog pin, then the voltage (range 0...1 V) is returned. The mode characters have the following meaning:</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Mode</th> <th style="text-align: left;">Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Pin drives low</td> </tr> <tr> <td>1</td> <td>Pin drives high</td> </tr> <tr> <td>Z</td> <td>Pin is high impedance input</td> </tr> <tr> <td>U</td> <td>Pin is input with pull-up</td> </tr> <tr> <td>A</td> <td>Pin is analog input (GPIO pin 0...3 only)</td> </tr> <tr> <td>T</td> <td>Pin is driven by clock or DAC (GPIO pin 0 and 4 only)</td> </tr> </tbody> </table> <p>The default mode after exiting reset is U on all GPIO pins.</p>	Mode	Description	0	Pin drives low	1	Pin drives high	Z	Pin is high impedance input	U	Pin is input with pull-up	A	Pin is analog input (GPIO pin 0...3 only)	T	Pin is driven by clock or DAC (GPIO pin 0 and 4 only)				
Mode	Description																			
0	Pin drives low																			
1	Pin drives high																			
Z	Pin is high impedance input																			
U	Pin is input with pull-up																			
A	Pin is analog input (GPIO pin 0...3 only)																			
T	Pin is driven by clock or DAC (GPIO pin 0 and 4 only)																			
AT:Pn=?	Get GPIO Pin Range	<p>Print a list of possible modes for a pin. The table below lists the response.</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="text-align: left;">Pin</th> <th style="text-align: left;">Modes</th> </tr> </thead> <tbody> <tr> <td>P0</td> <td>0, 1, Z, U, A, T</td> </tr> <tr> <td>P1</td> <td>0, 1, Z, U, A</td> </tr> <tr> <td>P4</td> <td>0, 1, Z, U, T</td> </tr> <tr> <td>P5</td> <td>0, 1, Z, U</td> </tr> <tr> <td>P6</td> <td>0, 1, Z, U</td> </tr> <tr> <td>P7</td> <td>0, 1, Z, U</td> </tr> <tr> <td>P8</td> <td>0, 1, Z, U</td> </tr> <tr> <td>P9</td> <td>0, 1, Z, U</td> </tr> </tbody> </table>	Pin	Modes	P0	0, 1, Z, U, A, T	P1	0, 1, Z, U, A	P4	0, 1, Z, U, T	P5	0, 1, Z, U	P6	0, 1, Z, U	P7	0, 1, Z, U	P8	0, 1, Z, U	P9	0, 1, Z, U
Pin	Modes																			
P0	0, 1, Z, U, A, T																			
P1	0, 1, Z, U, A																			
P4	0, 1, Z, U, T																			
P5	0, 1, Z, U																			
P6	0, 1, Z, U																			
P7	0, 1, Z, U																			
P8	0, 1, Z, U																			
P9	0, 1, Z, U																			
AT:Pn=mode	Set GPIO Pin	<p>Set the GPIO pin mode. For a list of the modes see the command AT:Pn?</p>																		

Command	Name	Description															
AT:ADC Pn[-Pn[(1V 10V)]]?	Get GPIO Pin Analog Voltage	Measure the voltage applied to a GPIO pin. The command also allows measurement of the voltage difference across two GPIO pins. In differential mode, the full scale range may also be specified as 1 V or 10 V. Note however that the pin input voltages must not exceed the range 0..VDD_IO. The command returns the result as fraction of the full scale range (1 V if none is specified). The GPIO pins referenced should be initialized to analog mode before issuing this command.															
AT:SPI[(A B C D)]=bytes	SPI Transaction	<p>This command clocks out <i>bytes</i> on the SPI port. The clock frequency is 312.5 kHz. The command returns the bytes read on MISO during output. Optionally the clocking mode may be specified (default is A):</p> <table border="1"> <thead> <tr> <th>Mode</th> <th>Clock Inversion</th> <th>Clock Phase</th> </tr> </thead> <tbody> <tr> <td>A</td> <td>normal</td> <td>normal</td> </tr> <tr> <td>B</td> <td>normal</td> <td>alternate</td> </tr> <tr> <td>C</td> <td>inverted</td> <td>normal</td> </tr> <tr> <td>D</td> <td>inverted</td> <td>alternate</td> </tr> </tbody> </table>  <p>Note that SEL, if needed, is not generated by this command, and must instead be driven using standard GPIO commands (AT:Pn=0 1).</p>	Mode	Clock Inversion	Clock Phase	A	normal	normal	B	normal	alternate	C	inverted	normal	D	inverted	alternate
Mode	Clock Inversion	Clock Phase															
A	normal	normal															
B	normal	alternate															
C	inverted	normal															
D	inverted	alternate															
AT:CLK=freq,reffreq	Set Clock Generator	Output a square wave on the pin(s) set to T mode. The frequency of the square wave is $(freq / 2^{16}) \times reffreq$ . Possible values for reffreq are 20000000, 10000000, 5000000, 2500000, 1250000, 625000, 312500, 156250. Possible values if freq are 0..65535.															
AT:CLK=OFF	Turn off Clock Generator	Switch off the clock generator															
AT:CLK?	Get Clock Generator	Return the settings of the clock generator. Two numbers are returned, freq and reffreq.															
AT:DAC=value	Set $\Sigma\Delta$ DAC	Output a $\Sigma\Delta$ DAC value on the pin(s) set to T mode. Parameter value may be in the range -32768...32767. The average output voltage is $(1/2 + value / 2^{17}) \times VDD$ . An external low pass filter is needed to get smooth output voltages. The modulation frequency is 20 MHz. A possible low pass filter choice is a simple RC low pass filter with R = 10 k $\Omega$ and C = 1 $\mu$ F.															
AT:DAC=OFF	Turn off $\Sigma\Delta$ DAC	Switch off the DAC															
AT:DAC?	Get $\Sigma\Delta$ DAC	Return the DAC value															

Command	Name	Description
AT\$TM=mode,config	Activates the Sigfox Testmode	Available test modes: 0. TX BPSK Send only BPSK with Synchro Bit + Synchro frame + PN sequence: No hopping centered on the TX_frequency. Config bits 0 to 6 define the number of repetitions. Bit 7 of config defines if a delay is applied or not in the loop 1. TX Protocol: Tx mode with full protocol with Sigfox key: Send Sigfox protocol frames with initiate downlink flag = True. Config defines the number of repetitions. 2. RX Protocol: This mode tests the complete downlink protocol in Downlink only. Config defines the number of repetitions. 3. RX GFSK: RX mode with known pattern with SB + SF + Pattern on RX_frequency (internal comparison with received frame ⇔ known pattern = AA AA B2 27 1F 20 41 84 32 68 C5 BA AE 79 E7 F6 DD 9B. Config defines the number of repetitions. Config defines the number of repetitions. 4. RX Sensitivity: Does uplink + downlink frame with Sigfox key and specific timings. This test is specific to SIGFOX's test equipments & softwares. 5. TX Synthesis: Does one uplink frame on each Sigfox channel to measure frequency synthesis step
AT\$SE	Starts AT\$TM=3,255 indefinitely	Convenience command for sensitivity tests
AT\$SL[=frame]	Send local loop	Sends a local loop frame with optional payload of 1 to 12 bytes. Default payload: 0x84, 0x32, 0x68, 0xC5, 0xBA, 0x53, 0xAE, 0x79, 0xE7, 0xF6, 0xDD, 0x9B.
AT\$RL	Receive local loop	Starts listening for a local loop.
AT\$I=195	Information	F/W CRC check

## 15. Registers


Number	Name	Description	Default	Range	Units
300	Out Of Band Period	AX-SFJK sends periodic static messages to indicate that they are alive. Set to 0 to disable.	24	0-24	hours
400	LBT Mask	LBT configurations to be used.	<1> <15000> <0>,0		
410	Encryption Key Configuration	Set to zero for normal operation. Set to one for use with the SIGFOX Network Emulator Kit (SNEK)	0	0-1	0: private key 1: public key

## 16. Specific recommendation

1. Default output power is set to 12.5dBm.
2. To send a frame the following procedure should be followed  
 AT\$SF= xxxxxxxxxxxxxx


## 17. Design Guide

### 17-1. Circuit Design




NAME	Description
MD1	Sigfox Module(RC1~RC4)
+3.3V_M	Module Power supply, Typically 3.3V
J1	RF In-Output, Impedance=50Ω
C1	22uF
C2	100nF
C3	1nF
C4*	100pF
R1	10KΩ
R2	0Ω
L1*	47nH

17-2. PCB Layout Design



17-3. Soldering Footprint



### 18. POR requirement

This module features a built-in Power-On Reset (POR) circuit. The internal POR circuitry is edge sensitive, so certain rise and fall time of VDD\_IO (supply voltage) are required to trigger the internal POR.

#### 18-1. Normal Start-up

VDD\_IO should start at lower than 0.1V and rise with the slope of faster than 0.1V/ms.




Figure 1 Normal Startup

#### 18-2. Temporary Loss of Power

Figure 2 shows a loss of power waveform. In this scenario, if the VDD\_IO voltage does not return to below 0.1 V before reapplying power again, but lingers in the range of approximately 0.45 V to 0.7 V and the rise time is lower than 3.3 V/ms then external reset circuitry or an external reset device should be used.





Figure 2 Temporary Loss of Power



18-3. Suggested External Reset Sequence

The followings show the suggested external reset sequences which should apply to the RESET\_N pin of the Module



	Suggested Minimum Requirement
t1	600 $\mu$ s
t2	1 $\mu$ s

19. Reset

19-1. External reset (case1)

Output pin of the reset IC requires external pull-up resistor and is connected with reset pin of module.




Figure 3 External reset

19-2. Reset control from Host MCU(case2)

Host MCU can control RST\_N(#19) pin. It can reset the module to be power on in stable power condition or force reset it when the module doesn't respond to the AT command.






Figure 3 Reset control from Host MCU

## 20. ESD protection guide

To increase ESD protection on RF path over +/-2KV, we strongly recommend to add C4, L1 on that line.



To increase ESD protection on GPIO over +/-2KV, if a device using this module has an external interface, apply the TVS diode to the interface line.



## ESD Warning




This modules are ESD sensitive devices, appropriate precautions should be taken during the module assembly in the final product. Mechanical impact and harsh tools must be avoided during the module assembly in the final product.

Product ESD specification:

- HBM  $\pm 2kV$


The following precautions must be taken:

- Do not open the protective conductive packaging until you have use the following, and are at an approved anti-static work station.



- Use a conductive wrist strap attached to a good earth ground.

- If working on a prototyping board, use a soldering iron or station that is marked as ESD-safe.
- If possible, use SMT equipment(reflow) when making prototype boards.
- Use an approved anti-static mat to cover your work surface.



- Always discharge yourself by touching a grounded bare metal surface or approved anti-static mat before picking up an ESD - sensitive electronic component.