

Data Sheet

S6D0151

Preliminary

128-RGB X 160-DOT SINGLE CHIP DRIVER IC
WITH INTERNAL GRAM FOR 262,144 Colors TFT-LCD

June 27, 2007
Ver. 0.20

**System LSI Division
Device Solution Network
SAMSUNG ELECTRONICS CO., LTD.**

(<http://www.samsung.com/Products/Semiconductor/DisplayDriverIC>)

Contents in this document are subject to change without notice. No part of this document may be reproduced or transmitted in any form or by any means, electronic or mechanical, for any purpose, without the express written permission of LCD Driver IC Team.

CONTENTS

INTRODUCTION	5
FEATURES.....	6
BLOCK DIAGRAM.....	7
PHYSICAL INFORMATION	8
PAD CONFIGURATION	8
ALIGN KEY CONFIGURATION	10
PAD COORDINATES.....	11
PAD DESCRIPTION	16
FUNCTIONAL DESCRIPTION.....	22
SYSTEM INTERFACE.....	22
RGB INTERFACE	22
COMMAND BOX.....	22
GRAPHICS RAM.....	23
PANEL INTERFACE CONTROLLER	23
GRAYSCALE VOLTAGE GENERATOR	23
OSCILLATION CIRCUIT (OSC)	23
SOURCE DRIVER CIRCUIT	23
GATE DRIVER CIRCUIT	23
GRAM ADDRESS MAP	24
INSTRUCTIONS.....	25
OUTLINE.....	25
INSTRUCTION TABLE.....	26
INSTRUNCTION DESCRIPTIONS.....	28
INDEX REGISTER (IR).....	28
STATUS READ	28
SYSTEM CONTROL (R00h).....	28
DRIVER OUTPUT CONTROL (R01h).....	29
LCD INVERSION CONTROL (R02h)	33
ENTRY MODE (R03h).....	34
DISPLAY CONTROL (R07h).....	37
BLANK PERIOD CONTROL 1 (R08h).....	40
FRAME CYCLE CONTROL (R0Bh).....	42
EXTERNAL DISPLAY INTERFACE CONTROL (R0Ch).....	43
POWER CONTROL 1 (R10h).....	45
GAMMA CONTROL 1 (R11h).....	48
POWER CONTROL 2 (R12h).....	49
POWER CONTROL 3 (R13h).....	49
POWER CONTROL 4 (R14h).....	49
GRAM ADDRESS SET (R21h)	54
WRITE DATA TO GRAM (R22h)	55
READ DATA FROM GRAM (R22h).....	56
GAMMA CONTROL 2 (R30h to R37h)	57
GAMMA CONTROL 3 (R38h).....	58

GATE SCAN POSITION (R40h).....	59
1 st SCREEN DRIVING POSITION (R42h).....	60
2 nd SCREEN DRIVING POSITION (R43h).....	60
HORIZONTAL RAM ADDRESS POSITION (R44h).....	61
VERTICAL RAM ADDRESS POSITION (R45h).....	61
OSCILLATOR CONTROL (R61h).....	66
DC/DC CONVERT LOW POWER MODE SETTING (R69h).....	67
SOURCE DRIVER PRE-DRIVING PERIOD SETTING (R70h).....	68
GATE OUTPUT PERIOD CONTROL (R71h).....	69
SOFTWARE RESET CONTROL (R72h).....	70
TEST_KEY (R73h).....	71
PUMPING CLOCK SOURCE SELECTION (RB3h).....	72
MTP CONTROL (RB4h).....	72
Module Vendor (RB6h).....	73
MTP DATA READ (RBDh).....	74
INTERFACE MODE SELECTION (RBEh).....	77
RESET FUNCTION.....	78
POWER CONTROL.....	79
POWER SUPPLY CIRCUIT.....	79
PATTERN DIAGRAMS FOR VOLTAGE SETTING.....	80
SETUP FLOW OF POWER SUPPLY.....	81
POWER UP/DOWN TIMING DIAGRAM.....	82
VOLTAGE REGULATION FUNCTION.....	83
VCOM SETTING.....	84
INTERFACE SPECIFICATION.....	85
SYSTEM INTERFACE.....	86
68-18BIT CPU INTERFACE.....	87
68-16BIT CPU INTERFACE.....	88
68-9BIT CPU INTERFACE.....	89
68-8BIT CPU INTERFACE.....	90
80-18BIT CPU INTERFACE.....	91
80-16BIT CPU INTERFACE.....	92
80-9BIT CPU INTERFACE.....	93
80-8BIT CPU INTERFACE.....	94
SERIAL PERIPHERAL INTERFACE.....	95
RGB INTERFACE.....	101
MOTION PICTURE DISPLAY.....	101
18BIT RGB INTERFACE.....	102
16BIT RGB INTERFACE.....	103
6BIT RGB INTERFACE.....	104
INTERFACE SWAPPING FOR MEMORY ACCESS.....	106
DISPLAY MODES AND GRAM ACCESS CONTROL.....	106
GRAM ACCESS VIA RGB INTERFACE AND SPI.....	107
TRANSITION SEQUENCES BETWEEN DISPLAY MODES.....	108
PANEL CONTROL INTERFACE.....	109
INTERCONNECTION BETWEEN PANEL AND S6D0151.....	109
TIMING DIAGRAMS.....	110
GAMMA ADJUSTMENT FUNCTION.....	113

STRUCTURE OF GRAYSCALE AMPLIFIER	114
GAMMA ADJUSTMENT REGISTER	116
LADDER RESISTOR / 8-TO-1 SELECTOR	118
VARIABLE RESISTOR	118
8-TO-1 SELECTOR	120
OUTPUT LEVEL AS THE FUNCTION OF GRAM DATA	125
THE 8-COLOR DISPLAY MODE	127
INSTRUCTION SET UP FLOW	129
DISPLAY ON / OFF SEQUENCE.....	129
D-STAND-BY / STAND-BY / SLEEP SEQUENCE.....	130
OSCILLATION CIRCUIT.....	131
APPLICATION CIRCUIT.....	132
ELECTRICAL SPECIFICATIONS.....	133
ABSOLUTE MAXIMUM RATINGS	133
DC CHARACTERISTICS.....	134
AC CHARACTERISTICS.....	137
68-SYSTEM 18/16/9/8BIT INTERFACE.....	137
80-SYSTEM 18/16/9/8BIT INTERFACE.....	138
RGB INTERFACE	139
SERIAL PERIPHERAL INTERFACE (IM = 4'b010X)	140
SERIAL PERIPHERAL INTERFACE (IM = 4'b0111).....	141
RESETB	142
REVISION HISTORY	147
NOTICE	148

INTRODUCTION

S6D0151 is a single chip solution for TFT-LCD panel: source driver with built-in memory, gate driver and power circuits are integrated on this LSI. It can display to the maximum of 128-RGB x 160-dot graphics on 260k-color TFT-LCD panel.

S6D0151 supports 18-/16-/9-/8-bits high-speed parallel bus interfaces and Serial Peripheral Interface (SPI). In addition, the LSI has 18-/16-/6-bit RGB interface for motion picture display.

The motion picture area can be specified by Window Addressing Function. The specified window area can be updated selectively in order for motion picture to be able to be displayed independently of and simultaneously with still picture display.

S6D0151 has various functions for reducing the power consumption of TFT-LCD system: The LSI operates at low voltage and has internal GRAMs to store 128-RGB x 160-dot 260k-color image data. Additionally, it has an internal booster that generates the TFT-LCD driving voltage, breeder resistance and the voltage follower circuit for TFT-LCD driver.

S6D0151 is suitable for any medium-sized or small portable mobile solution requiring long-term driving capabilities such as digital cellular phones supporting a web browser, bi-directional pagers, and small PDAs.

FEATURES

Overalls

- 128-RGB x 160-dot Resolution, 384ch Source Driver / 160ch Gate Driver

Various color-display control functions

- 262,144 colors can be displayed at the same time (including gamma adjust)
- 65,536 colors, 8 colors can be displayed

Various Interfaces

- 18-/16-/9-/8-bit high-speed parallel bus interfaces including MDT(Multiple Data Transfer) mode.
- serial peripheral interface (3-/4-wire SPI)
- 18-/16-/6-bit RGB interfaces for motion picture display

Various Graphic Operations

- Window-Addressing Function to display motion picture independently of still image display
- Image Rotation / Mirroring Function

Internal RAM capacity: 128 x 18 x 160 = 368,640 bits

Alternating functions for TFT-LCD counter-electrode power

Low-power operation supports

- Power-save functions (standby mode, sleep mode, deep-standby mode)
- Partial display (up to two separated screens) in any position
- Maximum 6-times step-up circuit for generating driving voltage
- Equalizing function for the switching performance of step-up circuits and operational amplifiers

Internal oscillation and external hardware reset

- The S6D0151 can provide R-C oscillation without external resistor.

Internal power supply circuit

- Step-up circuit: four to six times, positive-polarity inversion

Applying voltage

- VDD3 to VSS = 1.6V to 3.3V (I/O operating voltage range)
- VCI to VSS = 2.5V to 3.3V (internal reference power-supply voltage range)

Generated voltage

- For the source driver : AVDD to VSS = 3.5V to 5.5V (power supply for driving circuits)
GVDD to VSS = 3.0V to 5.0V (reference power supply for grayscale voltages)
- For the gate driver : VGH to VGL = 14.0V to 30.0V
VGH to VSS = 7.0V to 16.5V
VGL to VSS = -13.5V to -7.0V
- For the TFT-LCD counter electrode : Vcom amplitude(max) = 6.0V
VcomH to VSS (max) = GVDD
VomL to VSS (max) = 0V to -VCI1 + 0.5V
- The S6D0151 has various VCOM amplitude adjusting methods. User can select external resistor setting or internal electronic volume setting or MTP programmed setting.

BLOCK DIAGRAM




Figure 1 : Block Diagram of S6D0151

PHYSICAL INFORMATION

PAD CONFIGURATION





Figure 2 : Pad Configuration

Table 1 : S6D0151 Pad Dimensions

Items	Pad name.		Size	Unit
Chip size ¹⁾	X		10560	um
	Y		700	
Bump pad size	Input	E	76±2	
		F	40±2	
	Output	A	118±2	
		B	17±2	
Bump to Bump	Output	D	35	
Bump pad pitch	Input	G	60 / 85	
	Output	C	16	
Bump pad height	In wafer	-	15(typ.) ±2	
	In chip	-	Under 1	

[NOTE] Scribe lane included in this chip size (Scribe lane: 80 um)



ALIGN KEY CONFIGURATION




Figure 3 : COG align key

1. wafer thickness :
 - S6D0151 - 8 : 300 ± 10 um
 - S6D0151 - Y : 470 ± 10 um

PAD COORDINATES

Table 2 : Pad Center Coordinates

[Unit : um]

#	X	Y	Name	#	X	Y	Name	#	X	Y	Name
1	-5070	-265	DUMMY	51	-1820	-265	TEST_OUT1	101	1530	-265	RVDD
2	-5010	-265	VCOMOUT	52	-1735	-265	TEST_OUT2	102	1590	-265	VDD3
3	-4950	-265	VCOMOUT	53	-1650	-265	DB8	103	1650	-265	VDD3
4	-4890	-265	VCOMOUT	54	-1565	-265	DB7	104	1710	-265	VDD3
5	-4830	-265	DUMMY	55	-1480	-265	DB6	105	1770	-265	VDD3
6	-4770	-265	VGH	56	-1395	-265	DB5	106	1830	-265	VDD3
7	-4710	-265	VGH	57	-1310	-265	DB4	107	1890	-265	VDD3
8	-4650	-265	VGH	58	-1225	-265	DB3	108	1950	-265	DUMMY
9	-4590	-265	VGH	59	-1140	-265	DB2	109	2010	-265	VCI
10	-4530	-265	VGH	60	-1055	-265	DB1	110	2070	-265	VCI
11	-4470	-265	DUMMYR1	61	-970	-265	DB0	111	2130	-265	VCI
12	-4410	-265	DUMMYR2	62	-885	-265	TEST_OUT3	112	2190	-265	VCI
13	-4350	-265	C22+	63	-800	-265	TEST_OUT4	113	2250	-265	VCI
14	-4290	-265	C22+	64	-715	-265	SDO	114	2310	-265	VCI
15	-4230	-265	C22-	65	-630	-265	SDI	115	2370	-265	VCI1
16	-4170	-265	C22-	66	-570	-265	VSYNC	116	2430	-265	VCI1
17	-4110	-265	C21+	67	-510	-265	HSYNC	117	2490	-265	VCI1
18	-4050	-265	C21+	68	-450	-265	DOTCLK	118	2550	-265	VCI1
19	-3990	-265	C21-	69	-390	-265	ENABLE	119	2610	-265	VCI1
20	-3930	-265	C21-	70	-330	-265	RWB_RDB	120	2670	-265	VCI1
21	-3870	-265	VGL	71	-270	-265	E_WRB	121	2730	-265	VCOML
22	-3810	-265	VGL	72	-210	-265	RS	122	2790	-265	VCOML
23	-3750	-265	VGL	73	-150	-265	CSB	123	2850	-265	VCOMH
24	-3690	-265	VGL	74	-90	-265	EX_CLK	124	2910	-265	VCOMH
25	-3630	-265	VGL	75	-30	-265	VGS	125	2970	-265	VCOMR
26	-3570	-265	VGL	76	30	-265	VSS	126	3030	-265	GVDD
27	-3510	-265	NDT_EN	77	90	-265	VSS	127	3090	-265	GVDD
28	-3450	-265	TEST_IN0	78	150	-265	VSS	128	3150	-265	AVDD
29	-3390	-265	TEST_IN1	79	210	-265	VSS	129	3210	-265	AVDD
30	-3330	-265	TEST_IN2	80	270	-265	VSS	130	3270	-265	AVDD
31	-3270	-265	TEST_IN3	81	330	-265	VSSC	131	3330	-265	AVDD
32	-3210	-265	TEST_IN4	82	390	-265	VSSC	132	3390	-265	AVDD
33	-3150	-265	IM0	83	450	-265	VSSC	133	3450	-265	AVDD
34	-3090	-265	IM1	84	510	-265	VSSC	134	3510	-265	VCL
35	-3030	-265	IM2	85	570	-265	VSSC	135	3570	-265	VCL
36	-2970	-265	IM3	86	630	-265	VSSA	136	3630	-265	VCL
37	-2910	-265	RESETB	87	690	-265	VSSA	137	3690	-265	VCL
38	-2850	-265	TEST_MODE1	88	750	-265	VSSA	138	3750	-265	C11-
39	-2790	-265	TEST_MODE2	89	810	-265	VSSA	139	3810	-265	C11-
40	-2730	-265	TEST_MODE3	90	870	-265	VSSA	140	3870	-265	C11-
41	-2670	-265	DB17	91	930	-265	VDD	141	3930	-265	C11-
42	-2585	-265	DB16	92	990	-265	VDD	142	3990	-265	C11-
43	-2500	-265	DB15	93	1050	-265	VDD	143	4050	-265	C11+
44	-2415	-265	DB14	94	1110	-265	VDD	144	4110	-265	C11+
45	-2330	-265	DB13	95	1170	-265	VDD	145	4170	-265	C11+
46	-2245	-265	DB12	96	1230	-265	RVDD	146	4230	-265	C11+
47	-2160	-265	DB11	97	1290	-265	RVDD	147	4290	-265	C11+
48	-2075	-265	DB10	98	1350	-265	RVDD	148	4350	-265	C23-
49	-1990	-265	DB9	99	1410	-265	RVDD	149	4410	-265	C23-
50	-1905	-265	FLM/TEST_OUT0	100	1470	-265	RVDD	150	4470	-265	C23-

Table 3 : Pad Center Coordinates

[Unit : um]

#	X	Y	Name
151	4530	-265	C23-
152	4590	-265	C23+
153	4650	-265	C23+
154	4710	-265	C23+
155	4770	-265	C23+
156	4830	-265	DUMMY
157	4890	-265	VCOMOUT
158	4950	-265	VCOMOUT
159	5010	-265	VCOMOUT
160	5070	-265	DUMMY
161	5008	244	DUMMY
162	4992	91	DUMMY
163	4976	244	DUMMY
164	4960	91	DUMMY
165	4944	244	G2
166	4928	91	G4
167	4912	244	G6
168	4896	91	G8
169	4880	244	G10
170	4864	91	G12
171	4848	244	G14
172	4832	91	G16
173	4816	244	G18
174	4800	91	G20
175	4784	244	G22
176	4768	91	G24
177	4752	244	G26
178	4736	91	G28
179	4720	244	G30
180	4704	91	G32
181	4688	244	G34
182	4672	91	G36
183	4656	244	G38
184	4640	91	G40
185	4624	244	G42
186	4608	91	G44
187	4592	244	G46
188	4576	91	G48
189	4560	244	G50
190	4544	91	G52
191	4528	244	G54
192	4512	91	G56
193	4496	244	G58
194	4480	91	G60
195	4464	244	G62
196	4448	91	G64
197	4432	244	G66
198	4416	91	G68
199	4400	244	G70
200	4384	91	G72

#	X	Y	Name
201	4368	244	G74
202	4352	91	G76
203	4336	244	G78
204	4320	91	G80
205	4304	244	G82
206	4288	91	G84
207	4272	244	G86
208	4256	91	G88
209	4240	244	G90
210	4224	91	G92
211	4208	244	G94
212	4192	91	G96
213	4176	244	G98
214	4160	91	G100
215	4144	244	G102
216	4128	91	G104
217	4112	244	G106
218	4096	91	G108
219	4080	244	G110
220	4064	91	G112
221	4048	244	G114
222	4032	91	G116
223	4016	244	G118
224	4000	91	G120
225	3984	244	G122
226	3968	91	G124
227	3952	244	G126
228	3936	91	G128
229	3920	244	G130
230	3904	91	G132
231	3888	244	G134
232	3872	91	G136
233	3856	244	G138
234	3840	91	G140
235	3824	244	G142
236	3808	91	G144
237	3792	244	G146
238	3776	91	G148
239	3760	244	G150
240	3744	91	G152
241	3728	244	G154
242	3712	91	G156
243	3696	244	G158
244	3680	91	G160
245	3664	244	DUMMY
246	3648	91	DUMMY
247	3632	244	VCOMOUT
248	3616	91	VCOMOUT
249	3600	244	VCOMOUT
250	3584	91	VCOMOUT

#	X	Y	Name
251	3568	244	DUMMY
252	3552	91	DUMMY
253	3536	244	SOUT384
254	3520	91	SOUT383
255	3504	244	SOUT382
256	3488	91	SOUT381
257	3472	244	SOUT380
258	3456	91	SOUT379
259	3440	244	SOUT378
260	3424	91	SOUT377
261	3408	244	SOUT376
262	3392	91	SOUT375
263	3376	244	SOUT374
264	3360	91	SOUT373
265	3344	244	SOUT372
266	3328	91	SOUT371
267	3312	244	SOUT370
268	3296	91	SOUT369
269	3280	244	SOUT368
270	3264	91	SOUT367
271	3248	244	SOUT366
272	3232	91	SOUT365
273	3216	244	SOUT364
274	3200	91	SOUT363
275	3184	244	SOUT362
276	3168	91	SOUT361
277	3152	244	SOUT360
278	3136	91	SOUT359
279	3120	244	SOUT358
280	3104	91	SOUT357
281	3088	244	SOUT356
282	3072	91	SOUT355
283	3056	244	SOUT354
284	3040	91	SOUT353
285	3024	244	SOUT352
286	3008	91	SOUT351
287	2992	244	SOUT350
288	2976	91	SOUT349
289	2960	244	SOUT348
290	2944	91	SOUT347
291	2928	244	SOUT346
292	2912	91	SOUT345
293	2896	244	SOUT344
294	2880	91	SOUT343
295	2864	244	SOUT342
296	2848	91	SOUT341
297	2832	244	SOUT340
298	2816	91	SOUT339
299	2800	244	SOUT338
300	2784	91	SOUT337

Table 4 : Pad Center Coordinates

[Unit : um]

#	X	Y	Name
301	2768	244	SOUT336
302	2752	91	SOUT335
303	2736	244	SOUT334
304	2720	91	SOUT333
305	2704	244	SOUT332
306	2688	91	SOUT331
307	2672	244	SOUT330
308	2656	91	SOUT329
309	2640	244	SOUT328
310	2624	91	SOUT327
311	2608	244	SOUT326
312	2592	91	SOUT325
313	2576	244	SOUT324
314	2560	91	SOUT323
315	2544	244	SOUT322
316	2528	91	SOUT321
317	2512	244	SOUT320
318	2496	91	SOUT319
319	2480	244	SOUT318
320	2464	91	SOUT317
321	2448	244	SOUT316
322	2432	91	SOUT315
323	2416	244	SOUT314
324	2400	91	SOUT313
325	2384	244	SOUT312
326	2368	91	SOUT311
327	2352	244	SOUT310
328	2336	91	SOUT309
329	2320	244	SOUT308
330	2304	91	SOUT307
331	2288	244	SOUT306
332	2272	91	SOUT305
333	2256	244	SOUT304
334	2240	91	SOUT303
335	2224	244	SOUT302
336	2208	91	SOUT301
337	2192	244	SOUT300
338	2176	91	SOUT299
339	2160	244	SOUT298
340	2144	91	SOUT297
341	2128	244	SOUT296
342	2112	91	SOUT295
343	2096	244	SOUT294
344	2080	91	SOUT293
345	2064	244	SOUT292
346	2048	91	SOUT291
347	2032	244	SOUT290
348	2016	91	SOUT289
349	2000	244	SOUT288
350	1984	91	SOUT287

#	X	Y	Name
351	1968	244	SOUT286
352	1952	91	SOUT285
353	1936	244	SOUT284
354	1920	91	SOUT283
355	1904	244	SOUT282
356	1888	91	SOUT281
357	1872	244	SOUT280
358	1856	91	SOUT279
359	1840	244	SOUT278
360	1824	91	SOUT277
361	1808	244	SOUT276
362	1792	91	SOUT275
363	1776	244	SOUT274
364	1760	91	SOUT273
365	1744	244	SOUT272
366	1728	91	SOUT271
367	1712	244	SOUT270
368	1696	91	SOUT269
369	1680	244	SOUT268
370	1664	91	SOUT267
371	1648	244	SOUT266
372	1632	91	SOUT265
373	1616	244	SOUT264
374	1600	91	SOUT263
375	1584	244	SOUT262
376	1568	91	SOUT261
377	1552	244	SOUT260
378	1536	91	SOUT259
379	1520	244	SOUT258
380	1504	91	SOUT257
381	1488	244	SOUT256
382	1472	91	SOUT255
383	1456	244	SOUT254
384	1440	91	SOUT253
385	1424	244	SOUT252
386	1408	91	SOUT251
387	1392	244	SOUT250
388	1376	91	SOUT249
389	1360	244	SOUT248
390	1344	91	SOUT247
391	1328	244	SOUT246
392	1312	91	SOUT245
393	1296	244	SOUT244
394	1280	91	SOUT243
395	1264	244	SOUT242
396	1248	91	SOUT241
397	1232	244	SOUT240
398	1216	91	SOUT239
399	1200	244	SOUT238
400	1184	91	SOUT237

#	X	Y	Name
401	1168	244	SOUT236
402	1152	91	SOUT235
403	1136	244	SOUT234
404	1120	91	SOUT233
405	1104	244	SOUT232
406	1088	91	SOUT231
407	1072	244	SOUT230
408	1056	91	SOUT229
409	1040	244	SOUT228
410	1024	91	SOUT227
411	1008	244	SOUT226
412	992	91	SOUT225
413	976	244	SOUT224
414	960	91	SOUT223
415	944	244	SOUT222
416	928	91	SOUT221
417	912	244	SOUT220
418	896	91	SOUT219
419	880	244	SOUT218
420	864	91	SOUT217
421	848	244	SOUT216
422	832	91	SOUT215
423	816	244	SOUT214
424	800	91	SOUT213
425	784	244	SOUT212
426	768	91	SOUT211
427	752	244	SOUT210
428	736	91	SOUT209
429	720	244	SOUT208
430	704	91	SOUT207
431	688	244	SOUT206
432	672	91	SOUT205
433	656	244	SOUT204
434	640	91	SOUT203
435	624	244	SOUT202
436	608	91	SOUT201
437	592	244	SOUT200
438	576	91	SOUT199
439	560	244	SOUT198
440	544	91	SOUT197
441	528	244	SOUT196
442	512	91	SOUT195
443	496	244	SOUT194
444	480	91	SOUT193
445	-466	244	SOUT192
446	-482	91	SOUT191
447	-498	244	SOUT190
448	-514	91	SOUT189
449	-530	244	SOUT188
450	-546	91	SOUT187

Table 5 : Pad Center Coordinates

[Unit : um]

#	X	Y	Name
451	-562	244	SOUT186
452	-578	91	SOUT185
453	-594	244	SOUT184
454	-610	91	SOUT183
455	-626	244	SOUT182
456	-642	91	SOUT181
457	-658	244	SOUT180
458	-674	91	SOUT179
459	-690	244	SOUT178
460	-706	91	SOUT177
461	-722	244	SOUT176
462	-738	91	SOUT175
463	-754	244	SOUT174
464	-770	91	SOUT173
465	-786	244	SOUT172
466	-802	91	SOUT171
467	-818	244	SOUT170
468	-834	91	SOUT169
469	-850	244	SOUT168
470	-866	91	SOUT167
471	-882	244	SOUT166
472	-898	91	SOUT165
473	-914	244	SOUT164
474	-930	91	SOUT163
475	-946	244	SOUT162
476	-962	91	SOUT161
477	-978	244	SOUT160
478	-994	91	SOUT159
479	-1010	244	SOUT158
480	-1026	91	SOUT157
481	-1042	244	SOUT156
482	-1058	91	SOUT155
483	-1074	244	SOUT154
484	-1090	91	SOUT153
485	-1106	244	SOUT152
486	-1122	91	SOUT151
487	-1138	244	SOUT150
488	-1154	91	SOUT149
489	-1170	244	SOUT148
490	-1186	91	SOUT147
491	-1202	244	SOUT146
492	-1218	91	SOUT145
493	-1234	244	SOUT144
494	-1250	91	SOUT143
495	-1266	244	SOUT142
496	-1282	91	SOUT141
497	-1298	244	SOUT140
498	-1314	91	SOUT139
499	-1330	244	SOUT138
500	-1346	91	SOUT137

#	X	Y	Name
501	-1362	244	SOUT136
502	-1378	91	SOUT135
503	-1394	244	SOUT134
504	-1410	91	SOUT133
505	-1426	244	SOUT132
506	-1442	91	SOUT131
507	-1458	244	SOUT130
508	-1474	91	SOUT129
509	-1490	244	SOUT128
510	-1506	91	SOUT127
511	-1522	244	SOUT126
512	-1538	91	SOUT125
513	-1554	244	SOUT124
514	-1570	91	SOUT123
515	-1586	244	SOUT122
516	-1602	91	SOUT121
517	-1618	244	SOUT120
518	-1634	91	SOUT119
519	-1650	244	SOUT118
520	-1666	91	SOUT117
521	-1682	244	SOUT116
522	-1698	91	SOUT115
523	-1714	244	SOUT114
524	-1730	91	SOUT113
525	-1746	244	SOUT112
526	-1762	91	SOUT111
527	-1778	244	SOUT110
528	-1794	91	SOUT109
529	-1810	244	SOUT108
530	-1826	91	SOUT107
531	-1842	244	SOUT106
532	-1858	91	SOUT105
533	-1874	244	SOUT104
534	-1890	91	SOUT103
535	-1906	244	SOUT102
536	-1922	91	SOUT101
537	-1938	244	SOUT100
538	-1954	91	SOUT99
539	-1970	244	SOUT98
540	-1986	91	SOUT97
541	-2002	244	SOUT96
542	-2018	91	SOUT95
543	-2034	244	SOUT94
544	-2050	91	SOUT93
545	-2066	244	SOUT92
546	-2082	91	SOUT91
547	-2098	244	SOUT90
548	-2114	91	SOUT89
549	-2130	244	SOUT88
550	-2146	91	SOUT87

#	X	Y	Name
551	-2162	244	SOUT86
552	-2178	91	SOUT85
553	-2194	244	SOUT84
554	-2210	91	SOUT83
555	-2226	244	SOUT82
556	-2242	91	SOUT81
557	-2258	244	SOUT80
558	-2274	91	SOUT79
559	-2290	244	SOUT78
560	-2306	91	SOUT77
561	-2322	244	SOUT76
562	-2338	91	SOUT75
563	-2354	244	SOUT74
564	-2370	91	SOUT73
565	-2386	244	SOUT72
566	-2402	91	SOUT71
567	-2418	244	SOUT70
568	-2434	91	SOUT69
569	-2450	244	SOUT68
570	-2466	91	SOUT67
571	-2482	244	SOUT66
572	-2498	91	SOUT65
573	-2514	244	SOUT64
574	-2530	91	SOUT63
575	-2546	244	SOUT62
576	-2562	91	SOUT61
577	-2578	244	SOUT60
578	-2594	91	SOUT59
579	-2610	244	SOUT58
580	-2626	91	SOUT57
581	-2642	244	SOUT56
582	-2658	91	SOUT55
583	-2674	244	SOUT54
584	-2690	91	SOUT53
585	-2706	244	SOUT52
586	-2722	91	SOUT51
587	-2738	244	SOUT50
588	-2754	91	SOUT49
589	-2770	244	SOUT48
590	-2786	91	SOUT47
591	-2802	244	SOUT46
592	-2818	91	SOUT45
593	-2834	244	SOUT44
594	-2850	91	SOUT43
595	-2866	244	SOUT42
596	-2882	91	SOUT41
597	-2898	244	SOUT40
598	-2914	91	SOUT39
599	-2930	244	SOUT38
600	-2946	91	SOUT37

PAD DESCRIPTION

Table 7 : Power supply pad description

Symbol	I/O	Description
VDD	O / Power	System power supply. S6D0151 has internal regulator. Regulated mode only : typ. 1.55V
VDD3	I / Power	VDD level for I/O. (VDD3 : 1.6 ~ 3.3V)
AVDD	O / Power	A power output pad for source driver block that is generated from power block. Connect a capacitor for stabilization. (AVDD: 3.5 ~ 5.5V)
GVDD	O / Power	A Standard level for grayscale voltage generator. Connect a capacitor for stabilization.
VCI	I / Power	A power supply for internal reference circuits. Connect VDD3 when VDD3 = 2.5 to 3.3V. Connect a 2.5 to 3.3V external-voltage power supply when VDD3 = 1.60 to 2.5V.
VSS	I / Power	System ground (0V)
VSSC	I / Power	System ground level for step up circuit block.
VSSA	I / Power	System ground level for analog circuit block.
VGS	I / Power	Reference voltage for gamma voltage generator.
VCI1	O / Power	A reference voltage in step-up circuit 1. Connect a capacitor for stabilization.
VCL	Power	A power supply pad for generating VcomL. Connect a capacitor for stabilization.
VcomOUT	O	A power supply for the TFT-display counter electrode. Connect this pad to the TFT-display counter electrode. This pad is also used as equalizing function: When EQ = "High" period, all source drivers' outputs are short to VcomOUT level (Hi-z).

Table 8 : Power supply pad description (continued)

Symbol	I/O	Description
VcomR	I	A reference voltage of VcomH. When VcomH is externally adjusted, halt the internal adjuster of VcomH by setting the register and insert a variable resistor between GVDD and VSS. When this pad is not externally adjusted, leave it open and adjust VcomH by setting the internal register.
VcomH	O	This pad indicates a high level of Vcom generated in driving the Vcom alternation. Connect this pad to the capacitor for stabilization.
VcomL	O	When the Vcom alternation is driven, this pad indicates a low level of Vcom. An internal register can be used to adjust the voltage. Connect this pad to a capacitor for stabilization. When the VCOMG bit is low, the VcomL output stops and a capacitor for stabilization is not needed.
VGH	O/ Power	A positive power output pad for gate driver, internal step-up circuits, bias circuits, and operational amplifiers. Connect a capacitor for stabilization.
VGL	O/ Power	A Negative power output pad for gate driver, bias circuits, and operational amplifiers. Connect a capacitor for stabilization. When internal VGL generator is not used, connect an external-voltage power supply higher than -13.75 V. To protect IC against Latch up, connect the cathode of the schottky diode to the VSS pad. And the anode of the schottky diode to the VGL pad. Refer to application circuit. Connect a capacitor for stabilization.
C11+,C11-	-	Connect the step-up capacitor for generating the AVDD level.
C22+, C22- C21+, C21-	-	Connect a step-up capacitor for generating the VGL/VGH level.
C23+,C23-	-	Connect a step-up capacitor for generating the VCL level.

Table 9 : System interface pad description

Symbol	I/O	Description																																																								
IM[3:0] / ID	I	Selects the System interface mode.																																																								
		<table border="1"> <thead> <tr> <th>IM[3:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>4'b0000</td> <td>68-16bit CPU interface</td> </tr> <tr> <td>4'b0001</td> <td>68-8bit CPU interface</td> </tr> <tr> <td>4'b0010</td> <td>80-16bit CPU interface</td> </tr> <tr> <td>4'b0011</td> <td>80-8bit CPU interface</td> </tr> <tr> <td>4'b010x</td> <td>4-wire Serial peripheral interface (4-wire SPI) IM[0] = ID</td> </tr> <tr> <td>4'b0110</td> <td>Reserved</td> </tr> <tr> <td>4'b0111</td> <td>3-wire Serial peripheral interface (3-wire SPI) IM[0] = ID = 1'b1</td> </tr> <tr> <td>4'b1000</td> <td>68-18bit CPU interface</td> </tr> <tr> <td>4'b1001</td> <td>68-9bit CPU interface</td> </tr> <tr> <td>4'b1010</td> <td>80-18bit CPU interface</td> </tr> <tr> <td>4'b1011</td> <td>80-9bit CPU interface</td> </tr> <tr> <td>4'b11xx</td> <td>Reserved</td> </tr> </tbody> </table>	IM[3:0]	Description	4'b0000	68-16bit CPU interface	4'b0001	68-8bit CPU interface	4'b0010	80-16bit CPU interface	4'b0011	80-8bit CPU interface	4'b010x	4-wire Serial peripheral interface (4-wire SPI) IM[0] = ID	4'b0110	Reserved	4'b0111	3-wire Serial peripheral interface (3-wire SPI) IM[0] = ID = 1'b1	4'b1000	68-18bit CPU interface	4'b1001	68-9bit CPU interface	4'b1010	80-18bit CPU interface	4'b1011	80-9bit CPU interface	4'b11xx	Reserved																														
		IM[3:0]	Description																																																							
		4'b0000	68-16bit CPU interface																																																							
		4'b0001	68-8bit CPU interface																																																							
		4'b0010	80-16bit CPU interface																																																							
		4'b0011	80-8bit CPU interface																																																							
		4'b010x	4-wire Serial peripheral interface (4-wire SPI) IM[0] = ID																																																							
		4'b0110	Reserved																																																							
		4'b0111	3-wire Serial peripheral interface (3-wire SPI) IM[0] = ID = 1'b1																																																							
		4'b1000	68-18bit CPU interface																																																							
		4'b1001	68-9bit CPU interface																																																							
		4'b1010	80-18bit CPU interface																																																							
		4'b1011	80-9bit CPU interface																																																							
4'b11xx	Reserved																																																									
CSB	I	Selects the S6D0151: - Low: S6D0151 is selected and can be accessed. - High: S6D0151 is not selected and cannot be accessed. Must be fixed to VDD3 level when not used.																																																								
RS	I	Selects the register. - Low : Index / status - High : Control Must be fixed to VDD3 or VSS level when SPI mode.																																																								
E_WRB / SCL	I	In 68-system mode, this serves as write/read enable strobe (E). In 80-system mode, this serves as a write strobe signal (WRB). In SPI mode, it serves as a synchronous clock (SCL).																																																								
RWB_RDB	I	In 68-system mode, this is used to select operation, read or write. (RWB) In 80-system mode, this serves as a read strobe signal. (RDB). Must be fixed to VDD3 or VSS level when SPI mode.																																																								
DB[17:0] [NOTE]	I/O	Data Bus.																																																								
		<table border="1"> <thead> <tr> <th colspan="2">Interface Mode</th> <th colspan="2">Description</th> </tr> <tr> <th>IM[3:0]</th> <th></th> <th>Index</th> <th>Data</th> </tr> </thead> <tbody> <tr> <td>4'b0000</td> <td>68-16bit CPU interface</td> <td>DB[8:1]</td> <td>DB[17:10], DB[8:1]</td> </tr> <tr> <td>4'b0001</td> <td>68-8bit CPU interface</td> <td>DB[17:10]</td> <td>DB[17:10]</td> </tr> <tr> <td>4'b0010</td> <td>80-16bit CPU interface</td> <td>DB[8:1]</td> <td>DB[17:10], DB[8:1]</td> </tr> <tr> <td>4'b0011</td> <td>80-8bit CPU interface</td> <td>DB[17:10]</td> <td>DB[17:10]</td> </tr> <tr> <td>4'b010x</td> <td>4-wire Serial peripheral interface (4-wire SPI)</td> <td>-</td> <td>-</td> </tr> <tr> <td>4'b0110</td> <td>Reserved</td> <td>-</td> <td>-</td> </tr> <tr> <td>4'b0111</td> <td>3-wire Serial peripheral interface (3-wire SPI)</td> <td>DB[10]</td> <td>DB[10]</td> </tr> <tr> <td>4'b1000</td> <td>68-18bit CPU interface</td> <td>DB[8:1]</td> <td>DB[17:0]</td> </tr> <tr> <td>4'b1001</td> <td>68-9bit CPU interface</td> <td>DB[17:10]</td> <td>DB[17:9]</td> </tr> <tr> <td>4'b1010</td> <td>80-18bit CPU interface</td> <td>DB[8:1]</td> <td>DB[17:0]</td> </tr> <tr> <td>4'b1011</td> <td>80-9bit CPU interface</td> <td>DB[17:10]</td> <td>DB[17:9]</td> </tr> <tr> <td>4'b11xx</td> <td>Reserved</td> <td>-</td> <td>-</td> </tr> </tbody> </table>	Interface Mode		Description		IM[3:0]		Index	Data	4'b0000	68-16bit CPU interface	DB[8:1]	DB[17:10], DB[8:1]	4'b0001	68-8bit CPU interface	DB[17:10]	DB[17:10]	4'b0010	80-16bit CPU interface	DB[8:1]	DB[17:10], DB[8:1]	4'b0011	80-8bit CPU interface	DB[17:10]	DB[17:10]	4'b010x	4-wire Serial peripheral interface (4-wire SPI)	-	-	4'b0110	Reserved	-	-	4'b0111	3-wire Serial peripheral interface (3-wire SPI)	DB[10]	DB[10]	4'b1000	68-18bit CPU interface	DB[8:1]	DB[17:0]	4'b1001	68-9bit CPU interface	DB[17:10]	DB[17:9]	4'b1010	80-18bit CPU interface	DB[8:1]	DB[17:0]	4'b1011	80-9bit CPU interface	DB[17:10]	DB[17:9]	4'b11xx	Reserved	-	-
		Interface Mode		Description																																																						
		IM[3:0]		Index	Data																																																					
		4'b0000	68-16bit CPU interface	DB[8:1]	DB[17:10], DB[8:1]																																																					
		4'b0001	68-8bit CPU interface	DB[17:10]	DB[17:10]																																																					
		4'b0010	80-16bit CPU interface	DB[8:1]	DB[17:10], DB[8:1]																																																					
		4'b0011	80-8bit CPU interface	DB[17:10]	DB[17:10]																																																					
		4'b010x	4-wire Serial peripheral interface (4-wire SPI)	-	-																																																					
		4'b0110	Reserved	-	-																																																					
		4'b0111	3-wire Serial peripheral interface (3-wire SPI)	DB[10]	DB[10]																																																					
		4'b1000	68-18bit CPU interface	DB[8:1]	DB[17:0]																																																					
		4'b1001	68-9bit CPU interface	DB[17:10]	DB[17:9]																																																					
		4'b1010	80-18bit CPU interface	DB[8:1]	DB[17:0]																																																					
4'b1011	80-9bit CPU interface	DB[17:10]	DB[17:9]																																																							
4'b11xx	Reserved	-	-																																																							
		Must be fixed to VDD3 or VSS level when not used.																																																								

SDI	I	Serial input data. Must be fixed to VDD3 or VSS level when not used.
SDO	O	Serial output data. Leave this pad open when not used.

[NOTE] When used as system interface.

Table 10 : RGB interface pad description (Continued)

Symbol	I/O	Description
ENABLE	I	Data enable signal of RGB interface. When ENABLE is in active state data on RGB bus is valid, but when this is not in active state data on RGB bus is invalid. (For details, refer to the description of EPL register) Must be fixed to VDD3 level when not used.
VSYNC	I	Synchronous signal of frame. (Active Low Pad) Must be fixed to VDD3 or VSS level when not used.
HSYNC	I	Synchronization signal of a horizontal line. (Active Low Pad) Must be fixed to VDD3 or VSS level when not used.
DOTCLK	I	Data Clock of RGB interface. Must be fixed to VDD3 or VSS level when not used.
DB[17:0] [NOTE]	I	Serves as an input data bus for RGB I/F. - 6-bit interface: DB[17:12] - 16-bit interface: {DB[17:13], DB[11:1]} - 18-bit interface: DB[17:0] Must be fixed to VDD3 or VSS level when not used.

[NOTE] When used as RGB I/F

Table 11 : Display pad description

Symbol	I/O	Description
S1 - S384	O	Source driver output pads. The SS bit can change the shift direction of the source signal. For example, if SS = 0, gray data of S1 is read from RAM address 0000h. If SS = 1, contents of RAM address 0000h is out from S384. S1, S4, S7, ... S(3n-1) : display Red (R) (SS = 0) S2, S5, S8, ... S(3n-2) : display Green (G) (SS = 0) S3, S6, S9, ... S(3n) : display Blue (B) (SS = 0)
G1 - G160	O	Gate driver output pads. The output of driving circuit is whether VGH or VGL VGH : gate-ON level VGL : gate-OFF level

Table 12 : Oscillator and internal power regulator pad description

Symbol	I/O	Description
RESETB	I	Reset pad. Initializes the LSI when low. Must be reset after power-on. Leave this pad open when not used.
RVDD	O	Internal power regulated-RVDD output (typ. 1.55V). Connect a capacitor for stabilization.

Table 13 : DUMMY pad description

Symbol	I/O	Description																		
TEST_IN[2:0]	I	Test pad. In normal operation, Leave this pad open or fix to VSS level																		
TEST_IN[4:3]	I	<table border="1"> <thead> <tr> <th>TEST_IN[4]</th> <th>TEST_IN[3]</th> <th>Read-out value of RB6h</th> </tr> </thead> <tbody> <tr> <td>Fix to VSS</td> <td>Fix to VSS</td> <td>013fh</td> </tr> <tr> <td>Fix to VSS</td> <td>Fix to VDD3</td> <td>413fh</td> </tr> <tr> <td>Fix to VDD3</td> <td>Fix to VSS</td> <td>813fh</td> </tr> <tr> <td>Fix to VDD3</td> <td>Fix to VDD3</td> <td>c13fh</td> </tr> <tr> <td>Floating</td> <td>Floating</td> <td>013fh</td> </tr> </tbody> </table>	TEST_IN[4]	TEST_IN[3]	Read-out value of RB6h	Fix to VSS	Fix to VSS	013fh	Fix to VSS	Fix to VDD3	413fh	Fix to VDD3	Fix to VSS	813fh	Fix to VDD3	Fix to VDD3	c13fh	Floating	Floating	013fh
		TEST_IN[4]	TEST_IN[3]	Read-out value of RB6h																
		Fix to VSS	Fix to VSS	013fh																
		Fix to VSS	Fix to VDD3	413fh																
		Fix to VDD3	Fix to VSS	813fh																
Fix to VDD3	Fix to VDD3	c13fh																		
Floating	Floating	013fh																		
TEST_MODE[2:0]	I	Test pad. In normal operation, leave this pad open or fix to VSS level.																		
FLM/TEST_OUT[0]	O	Frame start signal. Leave this pad open when not used.																		
TEST_OUT[4:1]	O	Test pad. In normal operation, leave this pad open.																		
DUMMY	-	Dummy pad. These pads have no connection to the internal circuit.																		
EX_CLK	I	Test pad. In normal operation, leave this pad open or fix to VDD3 level.																		
NDT_EN	I	Test signal input pad. In normal operation, leave this pad open or fix to VSS level.																		
DUMMYR1 DUMMYR2	-	Contact resistance measurement pad. In normal operation, leave this pad open.																		

FUNCTIONAL DESCRIPTION

SYSTEM INTERFACE

S6D0151 has nine high-speed system interfaces: 80-system 18/16/9/8bit CPU Interfaces, 68-system 18/16/9/8bit CPU Interfaces and a serial peripheral (SPI: Serial Peripheral Interface). The IM[3:0] pad determines the interface mode.

Users may write/read data to/from internal GRAM (Graphics RAM) as well as a lot of internal control registers through these system interfaces.

All instructions except Oscillation Start performed with 0-cycle, so the instructions can be written in succession.

When users want to access the LSI, they must generate control signals as shown below.

Table 14 : Register Selection (80/68-8/9/16/18bit CPU Interface)

E / WRB	RWB / RDB	RS	Operations
1 / 0	0 / 1	0	Write indexes into IR (Index Register).
1 / 1	1 / 0	0	Read internal status.
1 / 0	0 / 1	1	Write into control registers or GRAM.
1 / 1	1 / 0	1	Read data from control registers or GRAM.

Table 15 : Register Selection (Serial Peripheral Interface)

RWB Bit	RS Bit	Operations
0	0	Write indexes into IR (Index Register).
1	0	Read internal status.
0	1	Write into control registers or GRAM.
1	1	Read data from control registers or GRAM.

RGB INTERFACE

S6D0151 has RGB interface for the reproduction of motion picture display. When the RGB interface is used, the synchronization signals (VSYNC, HSYNC, and DOTCLK) are available for the display operation. The data for display (DB[17:0]) are written according to the values of ENABLE and DOTCLK. This allows flicker-free update of screen.

COMMAND BOX

S6D0151 has a command box to control internal operations and many internal analog blocks including Power Blocks, Source Driver and Gate Driver.

GRAPHICS RAM

The graphics RAM (GRAM) has 18 bits/pixel and stores the bit-pattern data of 128-RGB x 160 pixels.

S6D0151 has an address counter for GRAM access. The address counter (AC) assigns addresses to the GRAM. When an address set instruction is performed, the address from system interface is sent to this AC. After writing into GRAM, the AC is automatically increased (or decremented) by 1. But after reading data from GRAM, the AC is not updated.

Window Address Function allows data to be written only into the Window specified by some control registers.

PANEL INTERFACE CONTROLLER

The Panel Interface Controller generates timing signals for TFT-LCD Driver and control signals for the operation of internal circuits such as source driver and GRAM. The GRAM read operations done by this Panel Interface Controller and GRAM write operations done through system interface are performed independently to avoid the interference between them.

GRAYSCALE VOLTAGE GENERATOR

The grayscale voltage circuit generates a certain voltage level that is specified by the grayscale Υ -adjusting resistor for LCD driver circuit. By use of the generator, 262,144 colors can be displayed at the same time. For details, see the Υ -adjusting resistor section.

OSCILLATION CIRCUIT (OSC)

The S6D0151 can provide R-C oscillation without external resistor. The appropriate oscillation frequency for operating voltage, display size, and frame frequency can be obtained by adjusting the register setting value[R61h]. Clock pulse can also be supplied externally. Since R-C oscillation stops during the standby mode, current consumption can be reduced. For details, see the Oscillation Circuit section.

SOURCE DRIVER CIRCUIT

The liquid crystal display source driver circuit consists of 384 drivers (S1 to S384).

Display pattern data is latched when 384-bit data has arrived. Then the latched data enables the source drivers to output to expected voltage level. The SS bit can change the shift direction of 384-bit data by selecting an appropriate direction for the device-mounted configuration.

GATE DRIVER CIRCUIT

The liquid crystal display gate driver circuit consists of 160 gate drivers (G1 to G160).

The VGH or VGL level is output by the signal from the gate control circuit. G1 and G160 are IC maker's test pads.

GRAM ADDRESS MAP

The image data stored in GRAM corresponds to real pixel on display as shown below.




Figure 4 : GRAM Address and Display Image

[NOTE] The display condition of this figure is like this.

SS = 0, BGR = 0, GS = 0.

INSTRUCTIONS

OUTLINE

S6D0151 uses 18bit bus architecture. To execute an instruction of the S6D0151, control information from external 18/16/9/8bit data is stored in Index Register (IR) and Control Register (CR) as described later to allow high-speed interface to high-performance microcomputer.

The internal operation of S6D0151 is determined by the signals sent from microcomputer. These signals, which include the register selection signal (RS), the write/read signals (E/RWB for 68-system, WRB/RDB for 80-system), and the internal 16-bit data bus signals (IB15 to IB0), make up S6D0151 instructions.

There are eight categories of instructions that

- Specifies the index
- Reads the status
- Controls the display
- Controls power management
- Processes the graphics data
- Sets internal GRAM addresses
- Transfers data to and from the internal GRAM
- Sets grayscale level for the internal grayscale palette table

Normally, instructions writing data are used the most frequently. So, the automatic update of internal GRAM address after each data write can lighten the microcomputer's load. Because instructions are executed in 0 cycles, they can be written in succession.

The 16bit instruction assignment varies with interface mode specified by IM. And you can see the assignment for each interface mode in SYSTEM INTERFACE section described later.

INSTRUCTION TABLE

Table 16 : Instruction table 1

Reg.No	R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0	Register Name / Description
IR	W	0	X	X	X	X	X	X	X	X	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0	Index / Sets the index register value
SR	R	0	L7	L6	L5	L4	L3	L2	L1	L0	0	0	0	0	0	0	0	0	Status read / Reads the internal status of the S6D0151
R00h	W	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	Start Oscillation(R00H) / Starts/Stops the oscillation circuit
	R	1	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	Device code read / Read 0151H
R01h	W	1	X	X	X	DPL (0)	EPL (0)	SM (0)	GS (0)	SS (0)	X	X	X	NL4 (1)	NL3 (0)	NL2 (1)	NL1 (0)	NL0 (0)	Driver output control(R01H) / DPL: set polarity of DOTCLK pad while using RGB interface. EPL: set polarity of ENABLE pad while using RGB interface. SM: gate driver division drive control GS: gate driver shift direction SS: source driver shift direction NL4-0: number of driving lines
R02h	W	1	X	X	X	X	X	X	FL1 (0)	FL0 (0)	X	X	X	FLD (0)	X	X	X	X	LCD-Driving-waveform control (R02H) / FL1-0: Line/Frame inversion setting FLD: Interface Mode Control
R03h	W	1	X	X	X	BGR (0)	X	X	MDT1 (0)	MDT0 (0)	X	X	I/D1 (1)	I/D0 (1)	AM (0)	X	X	X	Entry mode(R03H) / BGR: RGB swap control MDT2-1: Multiple Data Transfer ID1-0: address counter increment / Decrement control AM: horizontal / vertical RAM update
R07h	W	1	X	X	X	PT1 (0)	PT0 (0)	X	X	SPT (0)	X	X	GON (0)	DTE (0)	CL (0)	REV (0)	D1 (0)	D0 (0)	Display control (R07H) / PT1-0: Non-display area source output control SPT: 1 st / 2 nd partial display enable GON: gate-off to be VSS level DTE:DISPTMG to be VSS level CL: 8-color display mode enable REV: display area inversion drive D1-0: source output control
R08h	W	1	X	X	X	X	FP3 (0)	FP2 (0)	FP1 (1)	FP0 (0)	X	X	X	X	BP3 (0)	BP2 (0)	BP1 (1)	BP0 (0)	Blank period control 1 (R08H) / BP3-0: Back porch setting FP3-0: Front porch setting
R0Bh	W	1	X	X	X	X	X	X	DIV1 (0)	DIV0 (0)	X	X	X	X	RTN3 (0)	RTN2 (0)	RTN1 (0)	RTN0 (0)	Frame cycle control (R0BH) / DIV1-0: division ratio of internal clock setting RTN3-0: set the 1-H period
R0Ch	W	1	X	X	X	X	X	X	X	RM (0)	X	X	DM1 (0)	DM0 (0)	X	X	RIM1 (0)	RIM0 (0)	External interface control(ROCH) / RM: specify the interface for RAM access DM1-0: specify display operation mode RIM1-0: specify RGB-IF mode
R10h	W	1	DSTB (0)	X	SAP2 (0)	SAP1 (0)	SAP0 (0)	BT2 (0)	BT1 (0)	BT0 (0)	DC2 (0)	DC1 (0)	DC0 (0)	AP2 (0)	AP1 (0)	AP0 (0)	SLP (0)	STB (0)	Power control 1 (R10H) / SAP2-0: Adjust the amount of fixed current in the op Amp for the source driver BT2-0: Adjust scale factor of the step-up DC2-0: Select operating frequency in the step-up circuit AP2-0: Adjust the amount of fixed current in the op Amp for the power supply SLP: enters the sleep mode STB: enters the standby mode DSTB: enters the deep standby mode.
R11h	W	1	VR1C (0)	X	X	VRN14 (0)	VRN13 (0)	VRN12 (0)	VRN11 (0)	VRN10 (0)	X	X	X	VRP14 (0)	VRP13 (0)	VRP12 (0)	VRP11 (0)	VRP10 (0)	Gamma control 1 (R11H) / VR1C: Control step of amplitude positive and negative of 64-grayscale VRN14-10: Control amplitude (positive polarity) of 64-grayscale. VRP14-10: Control amplitude (negative polarity) of 64-grayscale.
R12h	W	1	X	X	X	X	X	X	X	X	SVC3 (0)	SVC2 (0)	SVC1 (0)	SVC0 (0)	X	0	VRH5 (0)	VRH4 (0)	Power control 2 / SVC3-0: set VCI1 voltage Power control 3 / VRH5-4: Set GVDD voltage
R13h	W	1	X	X	X	X	VCMR (1)	X	X	X	X	X	X	PON (0)	VRH3 (0)	VRH2 (0)	VRH1 (0)	VRH0 (0)	Power control 3 / VCMR: select VCOMH voltage adjusting method PON: Power circuit ON/OFF setting VRH3-0: Set GVDD voltage
R14h	W	1	X	VDV6 (0)	VDV5 (0)	VDV4 (0)	VDV3 (0)	VDV2 (0)	VDV1 (0)	VDV0 (0)	VCOM G (0)	VCM6 (0)	VCM5 (0)	VCM4 (0)	VCM3 (0)	VCM2 (0)	VCM1 (0)	VCM0 (0)	Power control 4 / VCOMG: VCOML voltage level negative voltage setting VDV6-0: COM output amplitude setting VCM6-0: VCOMH voltage level setting
R21h	W	1	AD15 (0)	AD14 (0)	AD13 (0)	AD12 (0)	AD11 (0)	AD10 (0)	AD9 (0)	AD8 (0)	AD7 (0)	AD6 (0)	AD5 (0)	AD4 (0)	AD3 (0)	AD2 (0)	AD1 (0)	AD0 (0)	RAM address register / AD15-AD0
R22h	W	1	WD15	WD14	WD13	WD12	WD11	WD10	WD9	WD8	WD7	WD6	WD5	WD4	WD3	WD2	WD1	WD0	Write data to GRAM / WD15-WD0
	R	1	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	Read data from GRAM / RD15-RD0
R30h	W	1	X	X	X	X	X	PKP12 (0)	PKP11 (0)	PKP10 (0)	X	X	X	X	X	PKP02 (0)	PKP01 (0)	PKP00 (0)	Gamma control 2 / PKP12-10, PKP02-00: Micro adjustment setting
R31h	W	1	X	X	X	X	X	PKP32 (0)	PKP31 (0)	PKP30 (0)	X	X	X	X	X	PKP22 (0)	PKP21 (0)	PKP20 (0)	Gamma control 2 / PKP32-30, PKP22-20: Micro adjustment setting
R32h	W	1	X	X	X	X	X	PKP52 (0)	PKP51 (0)	PKP50 (0)	X	X	X	X	X	PKP42 (0)	PKP41 (0)	PKP40 (0)	Gamma control 2 / PKP52-50, PKP42-40: Micro adjustment setting
R33h	W	1	X	X	X	X	X	PRP12 (0)	PRP11 (0)	PRP10 (0)	X	X	X	X	X	PRP02 (0)	PRP01 (0)	PRP00 (0)	Gamma control 2 / PRP12-10, PRP02-00: Gradient adjustment setting
R34h	W	1	X	X	X	X	X	PKN12 (0)	PKN11 (0)	PKN10 (0)	X	X	X	X	X	PKN02 (0)	PKN01 (0)	PKN00 (0)	Gamma control 2 / PKN12-10, PKN2-00: Micro adjustment setting
R35h	W	1	X	X	X	X	X	PKN32 (0)	PKN31 (0)	PKN30 (0)	X	X	X	X	X	PKN22 (0)	PKN21 (0)	PKN20 (0)	Gamma control 2 / PKN32-30, PKN22-20: Micro adjustment setting
R36h	W	1	X	X	X	X	X	PKN52 (0)	PKN51 (0)	PKN50 (0)	X	X	X	X	X	PKN42 (0)	PKN41 (0)	PKN40 (0)	Gamma control 2 / PKN52-50, PKN42-40: Micro adjustment setting
R37h	W	1	X	X	X	X	X	PRN12 (0)	PRN11 (0)	PRN10 (0)	X	X	X	X	X	PRN02 (0)	PRN01 (0)	PRN00 (0)	Gamma control 2 / PRN12-10, PRN02-00: Gradient adjustment setting
R38h	W	1	X	X	X	X	VRN03 (0)	VRN02 (0)	VRN01 (0)	VRN00 (0)	X	X	X	X	VRP03 (0)	VRP02 (0)	VRP01 (0)	VRP00 (0)	Gamma control 3 / VRN03-00: gamma amplitude setting(negative polarity) VRP03-00: gamma amplitude setting(positive polarity)
R40h	W	1	X	X	X	X	X	X	X	X	X	X	X	SCN4 (0)	SCN3 (0)	SCN2 (0)	SCN1 (0)	SCN0 (0)	Gate Scan Position / SCN4-0: scan starting position of gate
R42h	W	1	SE17 (1)	SE16 (0)	SE15 (0)	SE14 (1)	SE13 (1)	SE12 (1)	SE11 (1)	SE10 (1)	SS17 (0)	SS16 (0)	SS15 (0)	SS14 (0)	SS13 (0)	SS12 (0)	SS11 (0)	SS10 (0)	1st screen driving position / SE17-10: 1st screen end position setting SS17-10: 1st screen start position setting
R43h	W	1	SE27 (1)	SE26 (0)	SE25 (0)	SE24 (1)	SE23 (1)	SE22 (1)	SE21 (1)	SE20 (1)	SS27 (0)	SS26 (0)	SS25 (0)	SS24 (0)	SS23 (0)	SS22 (0)	SS21 (0)	SS20 (0)	2nd screen driving position / SE27-20: 2nd screen end position setting SS27-20: 2nd screen start position setting
R44h	W	1	HEA7 (0)	HEA6 (1)	HEA5 (1)	HEA4 (1)	HEA3 (1)	HEA2 (1)	HEA1 (1)	HEA0 (1)	HSA7 (0)	HSA6 (0)	HSA5 (0)	HSA4 (0)	HSA3 (0)	HSA2 (0)	HSA1 (0)	HSA0 (0)	Horizontal window address / HEA7-0: Horizontal window address end position HSA7-0: Horizontal window address start position
R45h	W	1	VEA7 (1)	VEA6 (0)	VEA5 (0)	VEA4 (1)	VEA3 (1)	VEA2 (1)	VEA1 (1)	VEA0 (1)	VSA7 (0)	VSA6 (0)	VSA5 (0)	VSA4 (0)	VSA3 (0)	VSA2 (0)	VSA1 (0)	VSA0 (0)	Vertical window address / VEA7-0: Vertical window address end position VSA7-0: Vertical window address start position

Table 17 : Instruction table 2

Reg.No	R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0	Register Name / Description
R61h	W	1	X	X	X	X	X	X	X	X(0)	X	X	X	RADJ4(1)	RADJ3(1)	RADJ2(0)	RADJ1(0)	RADJ0(0)	Sets internal oscillator oscillation frequency (RADJ4-0)
R69h	W	1	X	X	X	X	X	X	X	X	X	X	X	NLDC3(0)	NLDC2(1)	NLDC1(1)	NLDC0(0)	NLPM(0)	Low power mode (LPM) setting register NLPM: Sets Low power mode NLDC1-0: Sets DC/DC converter clock for AVDD at LPM NLDC3-2: Sets DC/DC converter clock for VGH/L at LPM Select capability of DC/DC converter for VGH/L (NLDC)
R70h	W	1	X	X	X	X	X	X	X	X	SDT1(0)	SDT0(0)	X	X	X	X	EQ1(0)	EQ0(0)	Sets source output pre-driving period EQ1-0: Specifies equalize period SDT1-0: Specifies source output delay term
R71h	W	1	X	X	X	X	GNO1(0)	GNO0(0)	X	X	X	X	X	X	X	X	X	X	Sets the amount of non-overlap period of gate outputs
R72h	W	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	SR(1)	Software Reset Control
R73h	W	1	X	X	X	X	X	X	X	X	TEST_KEY7(0)	TEST_KEY6(0)	TEST_KEY5(0)	TEST_KEY4(0)	TEST_KEY3(0)	TEST_KEY2(0)	TEST_KEY1(0)	TEST_KEY0(0)	Test Key to update MTP Value. *A5 should be written to do it.
RB3h	W	1	X	0	0	0	X	0	1	0	X	X	X	DCR_EX(0)	X	X	X	1	DCR_EX Select Source of Pumping Clock
RB4h	W	1	X	X	X	MTP_SEL(1)	X	X	X	MTP_INIT(0)	X	X	X	MTP_WRB(1)	X	X	X	MTP_LOAD(0)	MTP Control Registers
RB6h	W	1	TEST_IN4	TEST_IN3	X	X	X	X	PSMD1(0)	PSDM0(1)	X	X	1	1	1	1	1	1	TEST_IN4-3: Module Maker Information Power on sequence control of Step-up circuit
RBDh	R/W	1	X	X	X	X	X	X	X	DISEN(0)	X	MTP_DOUT6	MTP_DOUT5	MTP_DOUT4	MTP_DOUT3	MTP_DOUT2	MTP_DOUT1	MTP_DOUT0	DISEN: VGL/VCL Discharge Enable MTP Read Registers.
RBEh	W	1	X	X	X	X	X	X	X	X	X	X	X	IM_SEL(0)	IM_3(0)	X	X	FLM_MSK(0)	IM_SEL, IM_3: Interface mode selection FLM_MSK: FLM signal(TEST_OUT[0]) off_switch

INSTRUCTION DESCRIPTIONS

INDEX REGISTER (IR)

The index instruction specifies indexes. It can set the register number in the range of 00000000b to 10111110b in binary form. However, do not access index registers and instruction bits those are not allocated in this document.

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	0	*	*	*	*	*	*	*	*	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0

STATUS READ

The status read instruction allows read operation of the internal status of S6D0151. The status indicates the position of horizontal line currently being driven.

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R	0	L7	L6	L5	L4	L3	L2	L1	L0	0	0	0	0	0	0	0	0

SYSTEM CONTROL (R00h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	1
R	1	0	0	0	0	0	0	0	1	0	1	0	1	0	0	0	1

Issuing this instruction forces the internal oscillator to start oscillation.

It can be used to restart the internal oscillator from the halt state in standby mode.

After issuing this instruction, wait at least 10 ms for oscillation to stabilize before issuing the next instruction. (See the Standby Mode section.)

If this register (00h) is read forcibly, "0151h" is read.

DRIVER OUTPUT CONTROL (R01h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	X	X	DPL	EPL	SM	GS	SS	X	X	X	NL4	NL3	NL2	NL1	NL0

DPL

Determine the active polarity of DOTCLK for using RGB interface.

Table 18 : DPL and DOTCLK polarity

DPL	DOTCLK	Description
0 (1)	↑ (↓)	Valid (Valid)
0 (1)	↓ (↑)	Invalid (Invalid)

EPL

Determine the active polarity of ENABLE for using RGB interface.

Table 19 : EPL, ENABLE and RAM access

EPL	ENABLE	RAM Write	RAM Address
0 (1)	0 (1)	Valid (Valid)	Updated (Updated)
0 (1)	1 (0)	Invalid (Invalid)	Hold (Hold)

SM

Select the division drive method of the gate driver. When SM = 0, even/odd division is selected; SM = 1, upper/lower division drive is selected. Various connections between TFT panel and the IC can be supported with the combination of SM and GS bit.

GS

Set the order of Gate Clock generation. When GS = 0, G1 is output first and G160 is finally output. When GS = 1, G160 is output first and G1 is finally output (NL = 5'b10100). But in case of NL = 5'b00001, when GS = 0, G1 is output first and G8 is finally output, and when GS = 1, G8 is output first and G1 is finally output




Figure 5 : Gate Clock Generation order selection using GS and SM (NL = 5'b10100, SCN = 5'b00000)




Figure 6 : Gate Clock Generation order selection using GS and SM

(GS = 0 : NL = 5'b01100, SCN = 5'b00000)

(GS = 1 : NL = 5'b01100, SCN = 5'b01000)

SS

Select the direction of the source driver channel in pixel unit.
 When user changes the value of SS, memory should be updated to apply the change.




Figure 7 : Image mirroring using SS register (SS = "1")

[NOTE] The display condition of this figure is like this.
 SS = 1, BGR = 0, GS = 0.

NL

Specify the number of horizontal lines to be driven. The number of the lines can be adjusted in units of eight. GRAM address mapping is independent of this setting. The set value should be higher than the panel size. Do not change setting of NL[4:0] in DISPLAY ON STATE.

Table 20 : NL bit and Drive Duty (SCN = "00000")

NL[4:0]	Display Size	Drive Line	Gate Driver- Lines Used
00000	<i>Reserved</i>		
00001	384 X 8 dots	8	G1 to G8
00010	384 X 16 dots	16	G1 to G16
00011	384 X 24 dots	24	G1 to G24
00100	384 X 32 dots	32	G1 to G32
00101	384 X 40 dots	40	G1 to G40
00110	384 X 48 dots	48	G1 to G48
00111	384 X 56 dots	56	G1 to G56
01000	384 X 64 dots	64	G1 to G64
01001	384 X 72 dots	72	G1 to G72
01010	384 X 80 dots	80	G1 to G80
01011	384 X 88 dots	88	G1 to G88
01100	384 X 96 dots	96	G1 to G96
01101	384 X 104 dots	104	G1 to G104
01110	384 X 112 dots	112	G1 to G112
01111	384 X 120 dots	120	G1 to G120
10000	384 X 128 dots	128	G1 to G128
10001	384 X 136 dots	136	G1 to G136
10010	384 X 144 dots	144	G1 to G144
10011	384 X 152 dots	152	G1 to G152
10100	384 X 160 dots	160	G1 to G160

[NOTE] A FP (front porch) and BP (back porch) period will be inserted as blanking period (All gates output VGL level) before / after the driver scan through all of the scans.

LCD INVERSION CONTROL (R02h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	X	X	X	X	X	FL1	FL0	X	X	X	FLD	X	X	X	X

FL / FLD

Set LCD inversion method as show below.

Enables or disables 3-field interlaced scanning function like below. When you want to save power consumption, you'd better enable 3 field interlaced scanning function. 3-field interlaced scanning function is properly operated in FP=2 and SM=0.

Table 21 : LCD inversion selection / Interlaced scanning method control

FL[1:0]	FLD	Description
00	0	Frame Inversion – 1 field interlace
	1	Frame Inversion – 3 field interlace
01	0	Line Inversion – 1 field interlace
	1	Line Inversion – 3 field interlace
10	0	No Inversion. Active with positive polarity (VCOM = Low)
	1	Setting Disable
11	0	No Inversion. Active with negative polarity (VCOM = High)
	1	Setting Disable

For more detail information about inversion, refer to PANEL CONTROL INTERFACE described later.




Figure 8 : Interlaced scanning methods

ENTRY MODE (R03h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	X	X	BGR	X	X	MDT 1	MDT 0	X	X	ID1	ID0	AM	X	X	X

BGR

When 18-bit data is written to GRAM through DB bus, RGB assignment can be changed.



- BGR = 0 ; {DB[17:12], DB[11:6], DB[5:0]} is assigned to {R, G, B}. Actually the analog value that corresponds to DB[17:12] is output firstly at source output
- BGR = 1 ; {DB[17:12], DB[11:6], DB[5:0]} is assigned to {B, G, R}. Actually the analog value that corresponds to DB[5:0] is output firstly at source output.

MDT

When user wants to transfer 260k color data on 8/16-bit parallel bus, MDT (Multiple Times Data Transfer mode control) register may be used for that. When you want to read the Chip code or MTP Read, you should select MDT[1:0]=0X(Normal transfer) before read instruction.

Table 22 : Multiple Data Transfer Mode Control

MDT[1:0]	IM[3:0]	Description
0X	X	Normal Data Transfer
10	8-bit	260k color data is transferred by 3-times Data Transfer.
	16-bit	260k color data is transferred by 2-times Data Transfer.
11	8-bit	65k color data is transferred by 3-times Data Transfer.
	16-bit	260k color data is transferred by 2-times Data Transfer.

**Figure 9 : 260k color data transfer on 8-bit parallel bus (MDT = 2'b10)****Figure 10 : 65k color data transfer on 8-bit parallel bus by 3-times Data Transfer (MDT = 2'b11)**




Figure 11 : 260k color data transfer on 16-bit parallel bus (MDT = 2'b10)




Figure 12 : 260k color data transfer on 16-bit parallel bus (MDT = 2'b11)

ID

When ID[1], ID[0] = 1, the address counter (AC) is automatically increased by 1 after the data is written to the GRAM. When ID[1], ID[0] = 0, the AC is automatically decreased by 1 after the data is written to the GRAM.

The increment/decrement setting of the address counter using ID[1:0] is done independently for the horizontal address and vertical address.

AM

Set the automatic update method of the AC after the data is written to GRAM. When AM = "0", the data is continuously written in horizontally. When AM = "1", the data is continuously written vertically. When window addresses are specified, the GRAM in the window range can be written to according to the ID[1:0] and AM.

Table 23 : Address Direction Setting

	ID[1:0] = "00" H: decrement V: decrement	ID[1:0] = "01" H: increment V: decrement	ID[1:0] = "10" H: decrement V: increment	ID[1:0] = "11" H: increment V: increment
AM="0" Horizontal Update				
AM="1" Vertical Update				

[NOTE] When window addresses have been set, the GRAM can only be written within the window.

[NOTE] When AM is '1', abnormal display can be occurred on screen.

When AM or ID is set, the start address should be written accordingly prior to memory write.

DISPLAY CONTROL (R07h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	X	X	PT1	PT0	X	X	SPT	X	X	GON	DTE	CL	REV	D1	D0

PT

Normalize the source outputs when non-displayed area of the partial display is driven. For details, see the Screen-division Driving Function section.

You should note that the control with PT is not affected by REV.

Table 24 : Non-Displayed Area Control

CL	PT[1:0]	Source Output for Non-display Area		Gate Output for Non-display Area
		Positive Polarity	Negative Polarity	
0	00	V63	V0	Normal Drive
	01	V0	V63	Normal Drive
	10	GND	GND	VGL
	11	Hi-z	Hi-z	VGL
1	00	VSSA	GVDD	Normal Drive
	01	GVDD	VSSA	Normal Drive
	10	GND	GND	VGL
	11	Hi-z	Hi-z	VGL

[NOTE] In this table, GND means source driver's outputs are short to VcomOUT level.

SPT

When SPT = "1", the Split Screen Driving Function is performed. This function is not available when RGB interface is in use.

For details, see "Split Screen Driving Function section" describe later.

GON / DTE

GON and DTE set gate output (G1 to G160) as following table.

Table 25 : Gate Clock Control

GON	DTE	Gate output	VCOMOUT
0	X	VGH	Halt (VSS)
1	0	VGL	Normal operation
	1	VGH/VGL	Normal operation

CL

CL = 1 selects 8-color display mode. For details, see the section on 8-color display mode.

Table 26 : Color Depth Control

CL	Color Depth
0	262,144 colors / 65,536 colors
1	8 colors

REV

Displays all character and graphics display sections with reversal when REV = 1. Since the grayscale level can be reversed, display of the same data is enabled on normally white and normally black panels.

Table 27 : Source Output Control in operation

REV	GRAM data	Source output level									
		Display Area		Non-display area							
		Positive	Negative	PT[1:0] = "00"		PT[1:0] = "01"		PT[1:0] = "10"		PT[1:0] = "11"	
		Positive	Negative	Positive	Negative	Positive	Negative	Positive	Negative	Positive	Negative
0	6'b000000	V63	V0	V63	V0	V0	V63	VSS	VSS	Hi-z	Hi-z
	:	:									
1	6'h111111	V0	V63	V63	V0	V0	V63	VSS	VSS	Hi-z	Hi-z
	:	:									
	6'h111111	V63	V0								

D

Display is on when D[1] = “1” and off when D[1] = “0”. When off, the display data remains in the GRAM, and can be re-displayed instantly by setting D[1] = “1”. When D[1] is “0”, the display is off with the entire source outputs set to the VSS level. Because of this, the S6D0151 can control the charging current for the LCD with AC driving. Control the display on/off while control GON and DTE. For details, see the Instruction Set-Up Flow.

When D[1:0] = “01”, the internal display of the S6D0151 is performed although the display is off. When D[1:0] = “00”, the internal display operation halts and the display is off.

Table 28 : Source Output Control

D[1:0]	GON	DTE	Source	VCOM	Gate	Display	
00	0	X	VSS	VSS	VGH	White On normally white Panel Black On normally Black Panel	
00	1	0	VSS	VSS	VGL	-	
00	1	1	Setting Disable				
01	0	X	VSS	VSS	VGH	White On normally white Panel Black On normally Black Panel	
01	1	0	VSS	VSS	VGL	-	
01	1	1			VGH/VGL	White On normally white Panel Black On normally Black Panel	
10	0	X	Setting disable				
10	1	0	GVDD/VSS	VCOMH /VCOML	VGL	-	
10	1	1			VGH/VGL	White On normally white Panel Black On normally Black Panel	
11	0	X	Setting Disable				
11	1	0	Data	VCOMH /VCOML	VGL	-	
11	1	1			VGH/VGL	RAM data	

[NOTE]

1. Writing from MCU to GRAM is independent from D.
2. In sleep and standby mode, S6D0151 operates as D[1:0] = “00”. However, the register of D is not modified.
3. In this table, GND means source driver’s outputs are short to VcomOUT level.

BLANK PERIOD CONTROL 1 (R08h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	X	X	X	FP3	FP2	FP1	FP0	X	X	X	X	BP3	BP2	BP1	BP0

FP/BP

Set the period of Blank Period, which is placed at the beginning and the end of a frame. FP[3:0] is for a Front Porch and BP[3:0] is for a Back Porch. When Front Porch and Back Porch are set, the settings should meet the following conditions.

BP+FP 16 lines

FP 2 lines

BP 2 lines

When S6D0151 operates in External Clock Operation mode, the Back Porch (BP) will start on the falling edge of the VSYNC signal and display operation begins just after the Back Porch period. The Front Porch (FP) will start when data of the number of lines specified by the NL has been displayed. During the period between the completion of the Front Porch and the next VSYNC signal, the display will remain blank.

Table 29 : Blank Period Control with FP and BP

FP[3:0] (BP[3:0])	Number of Raster Periods In Front (Back) Porch
0000	<i>Reserved</i>
0001	<i>Reserved</i>
0010	2
0011	3
0100	4
---	---
1000	8
---	---
1100	12
1101	13
1110	14
1111	<i>Reserved</i>




Figure 13 : BP & FP in External Clock Operation Mode (DM[0] = "1")




Figure 14 : BP & FP in Internal Clock Operation Mode (DM[0] = "0")

[NOTE] DISP_CLK : OSCK_CK divided by DIV[1:0](DM = 2'b00) or DOTCLK divided by 8(DM = 2'b01 and RIM[1] = 1'b1)

FRAME CYCLE CONTROL (R0Bh)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	X	X	X	X	X	DIV1	DIV0	X	X	X	X	RTN3	RTN2	RTN1	RTN0

DIV

Set the division ratio of clocks for internal operation. Internal operations are driven by clocks, which are frequency divided according to the value of this register. Frame frequency can be adjusted with this. When changing number of the drive cycle, adjust the frame frequency.

Table 30 : Frame Frequency Control

DIV[1:0]	Division Ratio	Internal operation clock frequency
00	1	fosc/1
01	2	fosc/2
10	4	fosc/4
11	8	fosc/8

[NOTE] fosc = R-C oscillation frequency. The clock which is divided by DIV is called as INCLK below

$$\text{Frame Frequency} = \frac{f_{\text{osc}}}{\text{Clock cycles per raster-row} \times \text{division ratio} \times (\text{Line} + \text{B})} \text{ [Hz]}$$

fosc: R-C oscillation frequency
 Line: Number of raster-rows (NL bit)
 Clock cycles per raster-row: RTN bit
 Division ratio: DIV bit
 B: Blank period(Back porch + Front Porch)

Figure 15 : Formula for the frame frequency**RTN**

Set the 1H period.

Table 31 : Clock Cycles per horizontal line

RTN[3:0]	Clock Cycles per horizontal Line
0000	16 (INCLKs)
0001	17 (INCLKs)
---	---
1110	30 (INCLKs)
1111	31 (INCLKs)

EXTERNAL DISPLAY INTERFACE CONTROL (R0Ch)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	X	X	X	X	X	X	RM	X	X	DM1	DM0	X	X	RIM1	RIM0

RM

Specify the interface for GRAM access as shown below. This register and DM register can be set independently. The display data can be written through System Interface by clearing this register while the RGB interface is used.

Table 32 : RM and GRAM Access Interface

RM	GRAM Access Interface
0	System interface
1	RGB interface

DM

Specify the display operation mode. The interface can be set based on the bits of DM[1:0]. In Internal Clock Operation mode the source clock for display operation comes from internal oscillator while in External Clock Operation mode it comes from RGB interface(DOTCLK, VSYNC, HSYNC).

Table 33 : DM and Display Operation Mode

DM[1:0]	Display operation mode
00	Internal clock operation
01	External clock operation
10	<i>Reserved</i>
11	<i>Reserved</i>

RIM

Specify RGB interface mode when the RGB interface is used. This register is valid when RM is set to "1". DM and this register should be set before proper display operation is performed through the RGB interface.

Table 34 : RIM and RGB Interface Mode

RIM[1:0]	RGB Interface mode
00	6-bit RGB interface (three transfers per pixel)
01	16-bit RGB interface (one transfer per pixel)
10	18-bit RGB interface (one transfer per pixel)
11	<i>Reserved</i>

POWER CONTROL 1 (R10h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	DST B	X	SAP 2	SAP 1	SAP 0	BT2	BT1	BT0	DC2	DC1	DC0	AP2	AP1	AP0	SLP	STB

DSTB

When DSTB = 1, the S6D0151 enters the deep standby mode, where display operation completely stops, halting all the internal operations including the internal R-C oscillator and RVDD regulator. Further, no external clock pulses are supplied. For details, see the Standby Mode section. Any instructions can not be executed during the deep standby mode.

SAP

Adjust the slew-rate of the operational amplifier for the source driver. If higher SAP2-0 is set, LCD panel having higher resolution or higher frame frequency can be driven because the slew-rate of the operational amplifier is increased. But, these bits must be set as adequate value because the amount of fixed current of the operational amplifier is also adjusted. During non-display, when SAP2-0 = "000", the current consumption can be reduced.

Table 35 : Current and Slew Rate Control

SAP[2:0]	Slew-Rate of Operational Amplifier	Amount of Current in Operational Amplifier
000	Operation of the operational amplifier halted.	
001	Setting disabled	Setting disabled
010	Slow or medium	Small or medium
011	Medium	Medium
100	Medium or fast	Medium or large
101	Fast	Large
110	Setting disabled	Setting disabled
111	Setting disabled	Setting disabled

BT

The output factor of step-up is switched. Adjust scale factor of the step-up circuit by the voltage used. When the step-up operating frequency is high, the driving ability of the step-up circuit and the display quality become high, but the current consumption is increased. Adjust the frequency considering the display quality and the current consumption.

Table 36 : Step-Up Control

BT[2:0]	VGH Output	VGL Output	Notes
000	AVDD X 3	$-(AVDD \times 2 + VCI1)$	VGH = Vci1 X six times
001		$-(AVDD \times 2)$	VGH = Vci1 X six times
010		$-(AVDD + VCI1)$	VGH = Vci1 X six times
011	AVDD X 2 + VCI1	$-(AVDD \times 2 + VCI1)$	VGH = Vci1 X five times
100		$-(AVDD \times 2)$	VGH = Vci1 X five times
101		$-(AVDD + VCI1)$	VGH = Vci1 X five times
110	AVDD X 2	$-(AVDD \times 2)$	VGH = Vci1 X four times
111		$-(AVDD + VCI1)$	VGH = Vci1 X four times

DC

The operating frequency in the step-up circuit is selected. When the step-up operating frequency is high, the driving ability of the step-up circuit and the display quality become high, but the current consumption is increased. Adjust the frequency considering the display quality and the current consumption. These setting are valid in R69h NLPM=0.

Table 37 : Step-Up Control

DC[2:0]	Step-up Cycle in Step-up Circuit for	
	AVDD, VCL	VGH, VGL
000	DCCLK / 1	DCCLK / 2
001	DCCLK / 2	DCCLK / 2
010	DCCLK / 4	DCCLK / 2
011	DCCLK / 2	DCCLK / 8
100	DCCLK / 1	DCCLK / 4
101	DCCLK / 2	DCCLK / 4
110	DCCLK / 4	DCCLK / 4
111	DCCLK / 4	DCCLK / 8

AP

The amount of fixed current in the operational amplifier for the power supply can be adjusted. When the amount of fixed current is large, the LCD driving ability and the display quality become high, but the current consumption is increased. Adjust the fixed current considering the display quality and the current consumption. During no display, when AP2-0 = "000", the current consumption can be reduced by ending the operational amplifier and step-up circuit operation. When AP2-0 = "000", Step-up circuit start operation. For further information about timing, please refer to the SET UP FLOW OF POWER SUPPLY CIRCUIT and POWER ON TIMING DIAGRAM.

Table 38 : Current Control

AP[2:0]	Amount of Current in Operational Amplifier	Step-up Circuit operation
000	Operation of the operational amplifier and step-up circuit stops.	Halt
001	Small	Operate (VCI1, AVDD, VGH, VGL, VCL)
010	Small or medium	
011	Medium	
100	Medium or large	
101	Large	
110	Setting Inhibited	
111	Setting Inhibited	

SLP

When SLP = 1, the S6D0151 enters the sleep mode, where the internal display operations are halted except for the R-C oscillator, thus reducing current consumption. Only the following instructions can be executed during the sleep mode.

- Power control (BT2-0, DC3-0, AP2-0, SLP, STB, VRH5-0, VCOMG, VDV6-0, and VCM6-0 bits)
- During the sleep mode, the other GRAM data and instructions cannot be updated although they are retained and G1 to G160output is fixed to VSS level, and register set-up is protected (maintained).

STB

When STB = 1, the S6D0151 enters the standby mode, where display operation completely stops, halting all the internal operations including the internal R-C oscillator. Further, no external clock pulses are supplied. For details, see the Standby Mode section. Only the following instructions can be executed during the standby mode.

- Standby mode cancel(STB = "0")
- Start oscillation

Table 39 : Operation Mode Summary

Mode	Operation	Oscillator	RVDD
Normal	Active	Active	Active
Sleep	Inactive	Active	Active
Standby	Inactive	Inactive	Active
Deep Standby	Inactive	Inactive	Inactive

GAMMA CONTROL 1 (R11h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	VR1 C	X	X	VRN 14	VRN 13	VRN 12	VRN 11	VRN 10	X	X	X	VRP 14	VRP 13	VRP 12	VRP 11	VRP 10

VR1C

Control step of amplitude positive and negative of 64-grayscale. For details, see the amplitude Adjusting Circuit section.

VRP1[4:0]

Control amplitude positive polarity of 64-grayscale. For details, see the amplitude Adjusting Circuit section.

VRN1[4:0]

Control amplitude negative polarity of 64-grayscale. For details, see the amplitude Adjusting Circuit section.

POWER CONTROL 2 (R12h)

POWER CONTROL 3 (R13h)

POWER CONTROL 4 (R14h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	X	X	X	X	X	X	X	SVC 3	SVC 2	SVC 1	SVC 0	X	0	VRH 5	VRH 4
W	1	X	X	X	X	VCM R	X	X	X	X	X	X	PON	VRH 3	VRH 2	VRH 1	VRH 0
W	1	X	VDV 6	VDV 5	VDV 4	VDV 3	VDV 2	VDV 1	VDV 0	VCO MG	VCM 6	VCM 5	VCM 4	VCM 3	VCM 2	VCM 1	VCM 0

SVC

Adjust reference voltage of AVDD, VGH, VGL and VCL

Table 40 : VCI1 voltage setting

SVC[3:0]	VCI1 [Without Load]
0000	2.10 V
0001	2.16 V
0010	2.22 V
0011	2.28 V
0100	2.34 V
0101	2.40 V
0110	2.46 V
0111	2.52 V
1000	2.58 V
1001	2.64 V
1010	2.70 V
1011	2.76 V
1100	Setting Disable
1101	Setting Disable
1110	Setting Disable
1111	Setting Disable

[Note] VCI = VCI1, when VCI is lower than VCI1.

PON

The operational amplifier ON/OFF signal. PON = 0 is to stop and PON = 1 to start operation. For further information about timing, please refer to the SET UP FLOW OF POWER SUPPLY CIRCUIT and POWER ON TIMING DIAGRAM.

VCMR

Select VCOMH adjusting method. It is selected from external resistor setting (VCOMR) or internal electronic volume setting(VCM).

Table 41 : VCOMH Control

VCMR	VCOMH voltage
0	VCOMR
1	Internal electronic volume

VRH5-0 : Set level for upper side of the gamma (GVDD). GVDD level is directly generated by power reference value, VCIR_EXIN (fixed to 2.0V); GVDD range from 3.0 to 5.0V

VRH[5:0]	GVDD Output	VRH[5:0]	GVDD Output
000000	VCIR_EXIN X 1.500 = 3.00V	010110	VCIR_EXIN X 2.050 = 4.10V
000001	VCIR_EXIN X 1.525 = 3.05V	010111	VCIR_EXIN X 2.075 = 4.15V
000010	VCIR_EXIN X 1.550 = 3.10V	011000	VCIR_EXIN X 2.100 = 4.20V
000011	VCIR_EXIN X 1.575 = 3.15V	011001	VCIR_EXIN X 2.125 = 4.25V
000100	VCIR_EXIN X 1.600 = 3.20V	011010	VCIR_EXIN X 2.150 = 4.30V
000101	VCIR_EXIN X 1.625 = 3.25V	011011	VCIR_EXIN X 2.175 = 4.35V
000110	VCIR_EXIN X 1.650 = 3.30V	011100	VCIR_EXIN X 2.200 = 4.40V
000111	VCIR_EXIN X 1.675 = 3.35V	011101	VCIR_EXIN X 2.225 = 4.45V
001000	VCIR_EXIN X 1.700 = 3.40V	011110	VCIR_EXIN X 2.250 = 4.50V
001001	VCIR_EXIN X 1.725 = 3.45V	011111	VCIR_EXIN X 2.275 = 4.55V
001010	VCIR_EXIN X 1.750 = 3.50V	100000	VCIR_EXIN X 2.300 = 4.60V
001011	VCIR_EXIN X 1.775 = 3.55V	100001	VCIR_EXIN X 2.325 = 4.65V
001100	VCIR_EXIN X 1.800 = 3.60V	100010	VCIR_EXIN X 2.350 = 4.70V
001101	VCIR_EXIN X 1.825 = 3.65V	100011	VCIR_EXIN X 2.375 = 4.75V
001110	VCIR_EXIN X 1.850 = 3.70V	100100	VCIR_EXIN X 2.400 = 4.80V
001111	VCIR_EXIN X 1.875 = 3.75V	100101	VCIR_EXIN X 2.425 = 4.85V
010000	VCIR_EXIN X 1.900 = 3.80V	100110	VCIR_EXIN X 2.450 = 4.90V
010001	VCIR_EXIN X 1.925 = 3.85V	100111	VCIR_EXIN X 2.475 = 4.95V
010010	VCIR_EXIN X 1.950 = 3.90V	101000	VCIR_EXIN X 2.500 = 5.00V
010011	VCIR_EXIN X 1.975 = 3.95V	101001	Setting disabled
010100	VCIR_EXIN X 2.000 = 4.00V	:	:
010101	VCIR_EXIN X 2.025 = 4.05V	111111	Setting disabled

Table 42 : GVDD setting

- [NOTE]** 1. VRH5-0 setting value is limited to GVDD output is no more than (AVDD-0.3)
 2. $GVDD = 3 + (0.05 * VRH)$

VCOMG

When VCOMG = 1, VcomL voltage can output to negative voltage.
 When VCOMG = 0, VcomL voltage becomes VSS and stops the amplifier of the negative voltage. Therefore, low power consumption is accomplished. Also, When VCOMG = 0 and when Vcom is driven in A/C, set up of the VDV6-0 is invalid. In this case, adjustment of Vcom A/C amplitude must be adjusted VcomH with VCM6-0.

VDV

Set the alternating amplitudes of Vcom at the Vcom alternating drive. These bits amplify Vcom 0.540 to 1.20 times the GVDD voltage. When the Vcom alternation is not driven, the settings become invalid.

Table 43 : Vcom Amplitude Control

VDV[6:0]	Vcom Amplitude	VDV[6:0]	Vcom Amplitude	VDV[6:0]	Vcom Amplitude
0000000	Setting disable	0110100	GVDD x 0.750	1011010	GVDD x 0.978
:	Setting disable	0110101	GVDD x 0.756	1011011	GVDD x 0.984
0010000	Setting disable	0110110	GVDD x 0.762	1011100	GVDD x 0.990
0010001	GVDD x 0.540	0110111	GVDD x 0.768	1011101	GVDD x 0.996
0010010	GVDD x 0.546	0111000	GVDD x 0.774	1011110	GVDD x 1.002
0010011	GVDD x 0.552	0111001	GVDD x 0.780	1011111	GVDD x 1.008
0010100	GVDD x 0.558	0111010	GVDD x 0.786	1100000	GVDD x 1.014
0010101	GVDD x 0.564	0111011	GVDD x 0.792	1100001	GVDD x 1.020
0010110	GVDD x 0.570	0111100	GVDD x 0.798	1100010	GVDD x 1.026
0010111	GVDD x 0.576	0111101	GVDD x 0.804	1100011	GVDD x 1.032
0011000	GVDD x 0.582	0111110	GVDD x 0.810	1100100	GVDD x 1.038
0011001	GVDD x 0.588	0111111	GVDD x 0.816	1100101	GVDD x 1.044
0011010	GVDD x 0.594	1000000	GVDD x 0.822	1100110	GVDD x 1.050
0011011	GVDD x 0.600	1000001	GVDD x 0.828	1100111	GVDD x 1.056
0011100	GVDD x 0.606	1000010	GVDD x 0.834	1101000	GVDD x 1.062
0011101	GVDD x 0.612	1000011	GVDD x 0.840	1101001	GVDD x 1.068
0011110	GVDD x 0.618	1000100	GVDD x 0.846	1101010	GVDD x 1.074
0011111	GVDD x 0.624	1000101	GVDD x 0.852	1101011	GVDD x 1.080
0100000	GVDD x 0.630	1000110	GVDD x 0.858	1101100	GVDD x 1.086
0100001	GVDD x 0.636	1000111	GVDD x 0.864	1101101	GVDD x 1.092
0100010	GVDD x 0.642	1001000	GVDD x 0.870	1101110	GVDD x 1.098
0100011	GVDD x 0.648	1001001	GVDD x 0.876	1101111	GVDD x 1.104
0100100	GVDD x 0.654	1001010	GVDD x 0.882	1110000	GVDD x 1.110
0100101	GVDD x 0.660	1001011	GVDD x 0.888	1110001	GVDD x 1.116
0100110	GVDD x 0.666	1001100	GVDD x 0.894	1110010	GVDD x 1.122
0100111	GVDD x 0.672	1001101	GVDD x 0.900	1110011	GVDD x 1.128
0101000	GVDD x 0.678	1001110	GVDD x 0.906	1110100	GVDD x 1.134
0101001	GVDD x 0.684	1001111	GVDD x 0.912	1110101	GVDD x 1.140
0101010	GVDD x 0.690	1010000	GVDD x 0.918	1110110	GVDD x 1.146
0101011	GVDD x 0.696	1010001	GVDD x 0.924	1110111	GVDD x 1.152
0101100	GVDD x 0.702	1010010	GVDD x 0.930	1111000	GVDD x 1.158
0101101	GVDD x 0.708	1010011	GVDD x 0.936	1111001	GVDD x 1.164
0101110	GVDD x 0.714	1010100	GVDD x 0.942	1111010	GVDD x 1.170
0101111	GVDD x 0.720	1010101	GVDD x 0.948	1111011	GVDD x 1.176
0110000	GVDD x 0.726	1010110	GVDD x 0.954	1111100	GVDD x 1.182
0110001	GVDD x 0.732	1010111	GVDD x 0.960	1111101	GVDD x 1.188
0110010	GVDD x 0.738	1011000	GVDD x 0.966	1111110	GVDD x 1.194
0110011	GVDD x 0.744	1011001	GVDD x 0.972	1111111	GVDD x 1.200

[NOTE] Adjust the register VRH5-0 and VDV6-0 so that the Vcom amplitude is lower than 6.0 V.
VcomL voltage should be : $VCL+0.5 < VcomL < 0.0V$

VCM

Set the VcomH voltage (a high-level voltage at the Vcom alternating drive). These bits amplify the VcomH voltage 0.4015 to 1.1 times the GVDD voltage. Set MTP_SEL=0. When MTP_SEL=1, VCOMH is controlled by MTP data. And when VCOMR = 0, the adjustment of the internal volume stops, and VcomH can be adjusted from VcomR by an external resistor.

Table 44 : VcomH Control

VCM[6:0]	VcomH Voltage	VCM[6:0]	VcomH Voltage	VCM[6:0]	VcomH Voltage
0000000	GVDD x 0.4015	0101011	GVDD x 0.6380	1010110	GVDD x 0.8745
0000001	GVDD x 0.4070	0101100	GVDD x 0.6435	1010111	GVDD x 0.8800
0000010	GVDD x 0.4125	0101101	GVDD x 0.6490	1011000	GVDD x 0.8855
0000011	GVDD x 0.4180	0101110	GVDD x 0.6545	1011001	GVDD x 0.8910
0000100	GVDD x 0.4235	0101111	GVDD x 0.6600	1011010	GVDD x 0.8965
0000101	GVDD x 0.4290	0110000	GVDD x 0.6655	1011011	GVDD x 0.9020
0000110	GVDD x 0.4345	0110001	GVDD x 0.6710	1011100	GVDD x 0.9075
0000111	GVDD x 0.4400	0110010	GVDD x 0.6765	1011101	GVDD x 0.9130
0001000	GVDD x 0.4455	0110011	GVDD x 0.6820	1011110	GVDD x 0.9185
0001001	GVDD x 0.4510	0110100	GVDD x 0.6875	1011111	GVDD x 0.9240
0001010	GVDD x 0.4565	0110101	GVDD x 0.6930	1100000	GVDD x 0.9295
0001011	GVDD x 0.4620	0110110	GVDD x 0.6985	1100001	GVDD x 0.9350
0001100	GVDD x 0.4675	0110111	GVDD x 0.7040	1100010	GVDD x 0.9405
0001101	GVDD x 0.4730	0111000	GVDD x 0.7095	1100011	GVDD x 0.9460
0001110	GVDD x 0.4785	0111001	GVDD x 0.7150	1100100	GVDD x 0.9515
0001111	GVDD x 0.4840	0111010	GVDD x 0.7205	1100101	GVDD x 0.9570
0010000	GVDD x 0.4895	0111011	GVDD x 0.7260	1100110	GVDD x 0.9625
0010001	GVDD x 0.4950	0111100	GVDD x 0.7315	1100111	GVDD x 0.9680
0010010	GVDD x 0.5005	0111101	GVDD x 0.7370	1101000	GVDD x 0.9735
0010011	GVDD x 0.5060	0111110	GVDD x 0.7425	1101001	GVDD x 0.9790
0010100	GVDD x 0.5115	0111111	GVDD x 0.7480	1101010	GVDD x 0.9845
0010101	GVDD x 0.5170	1000000	GVDD x 0.7535	1101011	GVDD x 0.9900
0010110	GVDD x 0.5225	1000001	GVDD x 0.7590	1101100	GVDD x 0.9955
0010111	GVDD x 0.5280	1000010	GVDD x 0.7645	1101101	GVDD x 1.0010
0011000	GVDD x 0.5335	1000011	GVDD x 0.7700	1101110	GVDD x 1.0065
0011001	GVDD x 0.5390	1000100	GVDD x 0.7755	1101111	GVDD x 1.0120
0011010	GVDD x 0.5445	1000101	GVDD x 0.7810	1110000	GVDD x 1.0175
0011011	GVDD x 0.5500	1000110	GVDD x 0.7865	1110001	GVDD x 1.0230
0011100	GVDD x 0.5555	1000111	GVDD x 0.7920	1110010	GVDD x 1.0285
0011101	GVDD x 0.5610	1001000	GVDD x 0.7975	1110011	GVDD x 1.0340
0011110	GVDD x 0.5665	1001001	GVDD x 0.8030	1110100	GVDD x 1.0395
0011111	GVDD x 0.5720	1001010	GVDD x 0.8085	1110101	GVDD x 1.0450
0100000	GVDD x 0.5775	1001011	GVDD x 0.8140	1110110	GVDD x 1.0505
0100001	GVDD x 0.5830	1001100	GVDD x 0.8195	1110111	GVDD x 1.0560
0100010	GVDD x 0.5885	1001101	GVDD x 0.8250	1111000	GVDD x 1.0615
0100011	GVDD x 0.5940	1001110	GVDD x 0.8305	1111001	GVDD x 1.0670
0100100	GVDD x 0.5995	1001111	GVDD x 0.8360	1111010	GVDD x 1.0725
0100101	GVDD x 0.6050	1010000	GVDD x 0.8415	1111011	GVDD x 1.0780
0100110	GVDD x 0.6105	1010001	GVDD x 0.8470	1111100	GVDD x 1.0835
0100111	GVDD x 0.6160	1010010	GVDD x 0.8525	1111101	GVDD x 1.0890
0101000	GVDD x 0.6215	1010011	GVDD x 0.8580	1111110	GVDD x 1.0945
0101001	GVDD x 0.6270	1010100	GVDD x 0.8635	1111111	GVDD x 1.1000
0101010	GVDD x 0.6325	1010101	GVDD x 0.8690	-	-

GRAM ADDRESS SET (R21h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0

AD

You can write initial GRAM address into internal Address Counter (AC). When GRAM data is transferred through System Interface or RGB Interface, the AC is automatically updated according to AM and ID. This allows consecutive write without re-setting address in AC. But when GRAM data is read, the AC is not automatically updated.

GRAM address setting is not allowed in Standby mode. Ensure that the address is set within the specified window area specified with VSA, VEA, HSA and HEA.

When RGB interface is used (RM="1") to access GRAM, AD[16:0] will be set in the address counter at the falling edge of the VSYNC signal. And when one uses System Interface to access GRAM (RM = "0"), AD[16:0] will be set upon the execution of an instruction.

Table 45 : GRAM Address Range

AD[15:0]	GRAM setting
"0000H" to "007F"H	Bitmap data for G1
"0100H" to "017F"H	Bitmap data for G2
"0200H" to "027F"H	Bitmap data for G3
"0300H" to "037F"H	Bitmap data for G4
⋮	⋮
⋮	⋮
⋮	⋮
"9C00H" to "9C7F"H	Bitmap data for G157
"9D00H" to "9D7F"H	Bitmap data for G158
"9E00H" to "9E7F"H	Bitmap data for G159
"9F00H" to "9F7F"H	Bitmap data for G160

WRITE DATA TO GRAM (R22h)

R/W	RS	
W	1	RAM write data (WD17 ~ WB0). Interface mode controls the width of WD

WDR

Data on DB bus is expanded to 18-bits before being written to GRAM and the data determines grayscale level of S6D0151's source output. Please keep in mind that the expansion format varies with interface mode. GRAM cannot be accessed in Standby mode. When data is written to GRAM via system interface while another data is being written to through RGB interface, please make sure that the two write operations does not conflict.





Figure 16 : Memory Data Write Sequence

READ DATA FROM GRAM (R22h)**RDR**

You may read data from GRAM using this register. When you make read operations, you can get a proper data on the second read operation as shown below. The first word you get just after address setting may be invalid.

**Figure 17 : Memory Data Read Sequence**

GAMMA CONTROL 2 (R30h to R37h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	X	X	X	X	PKP 12	PKP 11	PKP 10	X	X	X	X	X	PKP 02	PKP 01	PKP 00
W	1	X	X	X	X	X	PKP 32	PKP 31	PKP 30	X	X	X	X	X	PKP 22	PKP 21	PKP 20
W	1	X	X	X	X	X	PKP 52	PKP 51	PKP 50	X	X	X	X	X	PKP 42	PKP 41	PKP 40
W	1	X	X	X	X	X	PRP 12	PRP 11	PRP 10	X	X	X	X	X	PRP 02	PRP 01	PRP 00
W	1	X	X	X	X	X	PKN 12	PKN 11	PKN 10	X	X	X	X	X	PKN 02	PKN 01	PKN 00
W	1	X	X	X	X	X	PKN 32	PKN 31	PKN 30	X	X	X	X	X	PKN 22	PKN 21	PKN 20
W	1	X	X	X	X	X	PKN 52	PKN 51	PKN 50	X	X	X	X	X	PKN 42	PKN 41	PKN 40
W	1	X	X	X	X	X	PRN 12	PRN 11	PRN 10	X	X	X	X	X	PRN 02	PRN 01	PRN 00

PKP5[2:0], PKP4[2:0], PKP3[2:0], PKP2[2:0], PKP1[2:0], PKP0[2:0]

The gamma fine adjustment registers for the positive polarity output

PRP1[2:0], PRP0[2:0]

The gradient adjustment registers for the positive polarity output

PKN5[2:0], PKN4[2:0], PKN3[2:0], PKN2[2:0], PKN1[2:0], PKN0[2:0]

The gamma fine adjustment registers for the negative polarity output

PRN1[2:0], PRN0[2:0]

The gradient adjustment registers for the negative polarity output

For details, see the Gamma Adjustment Function.

GAMMA CONTROL 3 (R38h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	X	X	X	VRN 03	VRN 02	VRN 01	VRN 00	X	X	X	X	VRP 03	VRP 02	VRP 01	VRP 00

VRP0[3:0]

Control amplitude positive polarity of 64-grayscale. For details, see the amplitude Adjusting Circuit section.

VRN0[3:0]

Control amplitude negative polarity of 64-grayscale. For details, see the amplitude Adjusting Circuit section.

GATE SCAN POSITION (R40h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	X	X	X	X	X	X	X	X	X	X	SCN 4	SCN 3	SCN 2	SCN 1	SCN 0

SCN

Set the scanning starting position of the gate driver.

Table 46 : Gate Scan Position Control

SCN[4:0]	Start Position	
	GS = 0	GS = 1
00000	G1	G160
00001	G9	G152
00010	G17	G144
---	---	---
10001	G137	G24
10010	G145	G16
10011	G153	G8

[NOTE] Ensure that gate start position (SCN) + the number of LCD driver lines (NL) ≤ 160 when GS = 0, and that gate start position (SCN) - the number of LCD driver lines (NL) ≥ 0 when GS = 1




Figure 18 : Gate Scan Position Control

1st SCREEN DRIVING POSITION (R42h)**2nd SCREEN DRIVING POSITION (R43h)**

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	SE17	SE16	SE15	SE14	SE13	SE12	SE11	SE10	SS17	SS16	SS15	SS14	SS13	SS12	SS11	SS10
W	1	SE27	SE26	SE25	SE24	SE23	SE22	SE21	SE20	SS27	SS26	SS25	SS24	SS23	SS22	SS21	SS20

SS1

Specify the start position of the first screen to drive in a line unit. The LCD display starts from “SS1 + 1”.

SE1

Specify the end position of the first screen to drive in a line unit. The LCD display is performed to the “SE1 + 1”. For instance, when SS[7:0] = “07h” and SE[7:0] = “10h” are set, the LCD display is performed from G8 to G17, and white or black display is performed according to PT for G1 to G7, G18 and others. Ensure that SS1[7:0] ≤ SE1[7:0] ≤ “9F”h.

For details, see “SPLIT SCREEN DRIVING FUNCTION” described later.

SS2

Specify the start position of the second screen to display in a line unit. The LCD display starts from the “SS2 + 1”. The second screen is displayed when SPT = “1”.

SE2

Specify the end position of the second screen to display in a line unit. The LCD display is performed to the “SE2 + 1”. For instance, when SS2[7:0] = “20h”, SE2[7:0] = “4Fh” and SPT = “1” are set, the LCD display is performed from G33 to G80. Ensure that “00h” ≤ SS1[7:0] ≤ SE1[7:0] ≤ SS2[7:0] ≤ SE2[7:0] ≤ “9Fh”.

For details, see “SPLIT SCREEN DRIVING FUNCTION” described later.

HORIZONTAL RAM ADDRESS POSITION (R44h)

VERTICAL RAM ADDRESS POSITION (R45h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	HEA 7	HEA 6	HEA 5	HEA 4	HEA 3	HEA 2	HEA 1	HEA 0	HSA 7	HSA 6	HSA 5	HSA 4	HSA 3	HSA 2	HSA 1	HSA 0
W	1	VEA 7	VEA 6	VEA 5	VEA 4	VEA 3	VEA 2	VEA 1	VEA 0	VSA 7	VSA 6	VSA 5	VSA 4	VSA 3	VSA 2	VSA 1	VSA 0

VSA, VEA

Specify the vertical start/end positions of a window for access to the specified partial memory (Window). Data can be written to GRAM from the address specified by VEA[7:0] to the address specified by VSA[7:0]. Note that the Window Addresses must be set before GRAM is updated. Ensure $00h \leq VSA[7:0] \leq VEA[7:0] \leq 9Fh$.

HSA, HEA

Specify the horizontal start/end positions of a Window for access to the specified partial memory (Window). Data can be written to GRAM from the address specified by HSA[7:0] to the address specified by HEA[7:0]. Note that the Window Addresses must be set before GRAM is updated. Ensure $00h \leq HSA[7:0] \leq HEA[7:0] \leq 7Fh$.




Figure 19 : Window Address Function

[NOTE] Ensure that the Window addresses are within the GRAM address space.

SPLIT SCREEN DRIVING FUNCTION

S6D0151 can select and drive two screens at any position with the screen-driving position registers. Any of the two screens required for display are selectively driven and so you can reduce power consumption.

For the 1st divided screen, start line and end line are specified by the 1st screen-driving position registers (SS1[7:0], SE1[7:0]). For the 2nd division screen, start line and end line are specified by the 2nd screen-driving position registers (SS2[7:0], SE2[7:0]).

The 2nd screen control is effective when SPT is set to "1". The total count of selection-driving lines for the 1st and 2nd screens must correspond to the LCD-driving duty set value.




Figure 20 : Split Screen Driving Function

Examples of Split Screen Driving Function

Table 47 : Split Screen Driving Function with SPT = 0

Register Value	Display Operation
$SE1[7:0] - SS1[7:0] = NL$	Full screen display Normally display from SS1[7:0] to SE1[7:0]
$SE1[7:0] - SS1[7:0] < NL$	Partial display Normally display from SS1[7:0] to SE1[7:0] Black or White display according to PT in remained area (GRAM data is not related at all)
$SE1[7:0] - SS1[7:0] > NL$	Setting disabled

[NOTE] SS2[7:0] and SE2[7:0] are ignored

Table 48 : Split Screen Driving Function with SPT = 1

Register Value	Display Operation
$SE1[7:0] - SS1[7:0] + SE2[7:0] - SS2[7:0] = NL$	Full screen display Normally display from SS1[7:0] to SE2[7:0]
$SE1[7:0] - SS1[7:0] + SE2[7:0] - SS2[7:0] < NL$	Partial display Normally displays from SS1[7:0] to SE1[7:0] and from SS2[7:0] to SE2[7:0] Black or White display according to PT in remained area (RAM data is not related at all)
$SE1[7:0] - SS1[7:0] + SE2[7:0] - SS2[7:0] > NL$	Setting disabled

PARTIAL DISPLAY SETUP FLOW

Refer to the following flowchart to set up Partial Display. It is possible to determine the output levels of the driver in Non-Display Area (the area out of partial display), so one can select appropriate level depending on the panel's condition.




Figure 21 : Partial Display Set Up Flow

DATA UPDATE WITH WINDOW ADDRESS FUNCTION

When data is written to the internal GRAM, the Window that is specified by the horizontal address register (HSA[7:0], HEA[7:0]) and the vertical address register (VSA[7:0], VEA[7:0]) can be updated consecutively. Data is written in the direction specified by AM (horizontally / vertically) and ID (incrementally / decrementally). When image data, etc. is being written, data can be written consecutively without thinking a data wrap by doing this. The Window must be specified to be within GRAM address area as described below and the start address for write must be set within the Window.




Figure 22 : Example of Data Update with Window Address Function

OSCILLATOR CONTROL (R61h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	X	X	X	X	X	X	X	X	X	X	RAD J4	RAD J3	RAD J2	RAD J1	RAD J0

RADJ

Select the oscillation frequency of internal oscillator.

Table 49 : RADJ and Internal oscillator oscillation frequency

RADJ[4:0]	Oscillation Speed
00000	Setting disabled
:	Setting disabled
10000	Setting disabled
10001	x 0.768 Min.
10010	X 0.795
10011	x 0.823
10100	x 0.853
10101	x 0.885
10110	x 0.921
10111	x 0.958
11000	x 1.000 Default
11001	x 1.045
11010	x 1.095
11011	x 1.148
11100	x 1.210
11101	x 1.276 Max.
11110	Setting disabled
11111	Setting disabled

[Note] Setting example) If the default oscillation frequency is 240kHz and the register setting of RADJ[4:0] is 10001, internal oscillator oscillation frequency is 240kHz x 0.768 = 184kHz.

DC/DC CONVERT LOW POWER MODE SETTING (R69h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	0	0	0	0	0	0	0	0	0	0	0	NLD C3	NLD C2	NLD C1	NLD C0	NLP M

NLPM

Set DC/DC converter to the Low power mode.

Table 50 : VGH,VGL DC/DC converter operation mode

NLPM	Operation mode
0	Normal operation mode
1	Low power mode

NLDC

Set the operation clock speed of each DC/DC converter circuit as following table while the low power mode. These setting are valid in NLPM=1.

Table 51 : AVDD DC/DC converter operation while low power mode

NLDC[1:0]	AVDD, VCL DC/DC converter operation clock
00	DCCLK/1
01	DCCLK/2
10	DCCLK/4
11	DCCLK/8

Table 52 : VGH DC/DC converter operation while low power mode

NLDC[3:2]	VGH, VGL DC/DC converter operation clock
00	DCCLK/2
01	DCCLK/4
10	DCCLK/8
11	DCCLK/16

SOURCE DRIVER PRE-DRIVING PERIOD SETTING (R70h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	X	X	X	X	X	X	X	SDT 1	SDT 0	X	X	X	X	EQ1	EQ0

The S6D0151 generates the TFT-LCD drive timing inside. The TFT-LCD panel is driven at the timing of one line display period(1H) generated based on RTN[3:0](R0Bh) setting.

EQ

EQ period is sustained for the number of clock cycle that is set in EQ1-0. When $V_{comL} < 0V$, use $AVDD - V_{comL} < 6V$ or set these bits as "00" for preventing the abnormal function.

Table 53 : Equalization Control

EQ	EQ Period Internal Operation (synchronized with internal clock)
00	No EQ
01	1 DISP_CK
10	2 DISP_CKs
11	3 DISP_CKs

[NOTE] DISP_CK : OSCK_CK divided by DIV[1:0](DM = 2'b00) or DOTCLK divided by 8(DM = 2'b01 and RIM[1] = 1'b1)
 $f(EQ) + f(SDT) + f(GNO) < 15 \text{ DISP_CKs}$

SDT

Set delay amount from 1H start timing to source output.

Table 54 : Source Output Delay Control

SDT	Delay Amount of the Source Output
00	1 DISP_CK
01	2 DISP_CKs
10	3 DISP_CKs
11	4 DISP_CK s

[NOTE] DISP_CK : OSCK_CK divided by DIV[1:0](DM = 2'b00) or DOTCLK divided by 8(DM = 2'b01 and RIM[1] = 1'b1)
 $f(EQ) + f(SDT) + f(GNO) < 15 \text{ DISP_CKs}$

For detail, refer to "PANEL CONTROL INTERFACE TIMING DIAGRAMS" described later.

GATE OUTPUT PERIOD CONTROL (R71h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	X	X	X	GNO 1	GNO 0	X	X	X	X	X	X	X	X	X	X

GNO

Control the amount of non-overlap period between gate outputs.

Table 55 : Non-Overlap Period Control

GNO	Non-Overlap Period
00	2 DISP_CKs
01	4 DISP_CKs
10	6 DISP_CKs
11	8 DISP_CK s

[NOTE] DISP_CK : OSCK_CK divided by DIV[1:0](DM = 2'b00) or DOTCLK divided by 8(DM = 2'b01 and RIM[1] = 1'b1)
 $f(EQ) + f(SDT) + f(GNO) < 15 \text{ DISP_CKs}$

SOFTWARE RESET CONTROL (R72h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	SR

SR

User can reset the internal status of S6D0151 by setting this register to “0”. This register is automatically set to “1” after about 100ns.

TEST_KEY (R73h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	X	X	X	X	X	X	X	TEST_KEY[7:0]							

TEST_KEY

When you want to update MTP data, "A5" should be written to this register. And you should write different value for MTP data not to be corrupted.

PUMPING CLOCK SOURCE SELECTION (RB3h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	0	0	0	X	0	1	0	X	X	X	DCR_EX	X	X	X	1

DCR_EX

Select the source of pumping clock.

In RGB mode, DCR_EX should be set before power setting.

Table 56 : Pumping Clock Control

DCR_EX	Source of the pumping clock
0	Internal Oscillator Clock
1	External DOTCLK

MTP CONTROL (RB4h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	X	X	MTP_SEL	X	X	X	MTP_INIT	X	X	X	MTP_WRB	X	X	X	MTP_LOAD

MTP_LOAD

User can load MTP data into internal register with writing "1" to this register before reading.

MTP_WRB

User can write MTP data writing "0" to this register.

MTP_INIT

User can initialize MTP data writing "1" to this register.

MTP_SEL

User can use MTP data to control VCOMH.

Table 57 : VCOMH Control

MTP_SEL	VCOMH Control Data
0	VCM Register
1	MTP data

Module Vendor (RB6h)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R/W	1	TEST_IN4	TEST_IN3	X	X	X	X	PSM D1(0)	PSM D0(1)	X	X	1	1	1	1	1	1

TEST_IN4, TEST_IN3

User can know the Module Vendor through this register is accessed.
 The values of this register is affected by the pad connection of TEST_IN[4:3] on IC.

Table 58 : Module Vendor


{ TEST_IN4, TEST_IN3 }	operation
{ TEST_IN[4:3] }	Output of TEST_IN4 or TEST_IN3 is based on the status of TEST_IN[4:3]. When TEST_IN[4:3] is VDD3, the output of TEST_IN4 or TEST_IN3 is High, and VSS or floating, Low.

PSMD

Select the power on time delay of step-up circuit.

Table 59 : Power On delay Control

PSMD[1:0]	Td (Refer to the following figure)
00	$2840 \times (1/fosc)$
01	$5680 \times (1/fosc)$
10	$11360 \times (1/fosc)$
11	$11360 \times (1/fosc)$



MTP DATA READ (RBDh)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
R/W	1	X	X	X	X	X	X	X	DIS EN	X	MTP_DOUT[6:0]						

DISEN

Standby mode discharge circuit operation setting register.


Table 60 : Discharge Circuit Operation

DISEN	VGL/VCL discharge circuit operation
0	Discharge circuit operation stop
1	Discharge circuit operating

MTP_DOUT

MTP data read using MTP_READ register.

MTP Control in External Mode



Timing of MTP Control




Figure 23 : Voltage and waveforms for MTP programming




Figure 24 : Timing of MTP Load

Table 61 : MTP writing time (Refer to the Figure24)

Timing	Min	Max	Unit
tv_s	1	-	ms
tv_h	1	-	ms
$tdws$	10	-	us
$tdwh$	10	-	us
$tpgm$	100	200	ms

Table 62 : VGH(MTP Power) Voltage Tolerance

Item	Pgm	Min	Typ	Max	Unit
Tolerance of VGH	Initial/Erase	14.5	15.0	15.5	V
	Write	16.5	17.0	17.5	V

Table 63 : Current consumption during setting MTP

Item	Symbol	condition	Min	Typ	Max	Unit
Current consumption during setting MTP	I _{MTP}	VGH(init) = 15.5V	-	-	0.6	mA
		VGH(pgm)=17.5V	-	-		

* Note: simulation result, with common power condition VDD3=2.8V, VCI=2.8V

INTERFACE MODE SELECTION (RBEh)

R/W	RS	IB15	IB14	IB13	IB12	IB11	IB10	IB9	IB8	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1	X	X	X	X	X	X	X	X	X	X	X	IM_SEL	IM_3	X	X	FLM_MS K

IM_SEL

IM_SEL register selects interface mode.

Interface mode is selected by external pads(IM[3:0]) when the value of IM_SEL is 0 and interface mode is selected by internal register(IM_3) and external pads(IM[2:0]) when the value of IM_SEL is 1.

In SPI mode, the use of IM_SEL is prohibited.

The initial value of IM_SEL is 0.

Table 64 : Interface mode selection

IM_SEL	Interface mode
0	IM[3:0]
1	{IM_3, IM[2:0]}

IM_3

IM_3 is only applied to the interface mode if IM_SEL is set to 1.

The initial value of IM_3 is 0.

FLM_MSK

When FLM_MSK is 1, it fixes the output of TEST_OUT[0](=FLM signal) to 0.

The initial value of FLM_MSK is 0.

RESET FUNCTION

The S6D0151 is internally initialized by RESET input. The reset input must be held for at least 20 μ s. Don't access the GRAM or initially set the instructions until the R-C oscillation frequency is stable after power has been supplied (10 ms).

Instruction Set Initialization

All Registers in S6D0151 are initialized when RESET is asserted.

GRAM Data Initialization


GRAM is not automatically initialized by RESET input so it must be initialized by software while display is off(D = 00).

Output Pad Initialization

1. LCD driver output pads (Source output) : Output VSS level
(Gate output) : Output VGL level

PATTERN DIAGRAMS FOR VOLTAGE SETTING

The following figure shows a pattern diagram for the voltage setting and an example of waveforms.



Note1 : Adjust the conditions of AVDD-GVDD>0.3V, VCOML-VCL>0.5V, with loads because they differ depending on the display load to be driven.

Note2 : If VCI is smaller than internal bandgap reference output VCI1, VCI1 outputted level is VCI. (without Load)

Note3 : VREG1OUT is IC internal name




Figure 26 : Pattern diagram and an example of waveforms

SETUP FLOW OF POWER SUPPLY

Apply the power in a sequence as shown in the following figure. The stable time of the oscillation circuit, step-up circuit, and operational amplifier depend on the external resistor or capacitance.




Figure 27 : Set up Flow of Power Supply

POWER UP/DOWN TIMING DIAGRAM




Table 65 : Power Supply Up/Down Timing

Symbol	Parameter	Min.	Typ.	Max.	Unit
tPR	Power rise time	-	-	100	us
tPF	Power fall time	-	-	100	us
tSTABLE	Chip Stable	10	-	-	ms
tRES	Reset	20	-	-	us
tREADY	Chip need time after hardware reset	1	-	-	ms
tPUD	Power Up delay time	0	-	-	us
tPDD	Power Down delay time	0	-	-	us

VOLTAGE REGULATION FUNCTION

The S6D0151 have internal voltage regulator. Voltage regulation function is controlled by DSTB signal. If DSTB = "1", voltage regulation is stopped. DSTB = "0" enables internal voltage regulation function. By use of this function, internal logic circuit damage can be prohibited. Furthermore, power consumption also is obtained. Detailed function description and application setup is described in the following diagram.




Figure 28 : Voltage regulation function

VCOM SETTING

The S6D0151 has 3 kind of VCOM amplitude adjusting method. It selects from external resistor setting, internal electronic volume setting, or MTP programmed setting.




Figure 29 : VCOMH control function

INTERFACE SPECIFICATION

S6D0151 incorporates nine System Interfaces which are used to set instructions, and an RGB interface that is used to display motion pictures. Selecting one of these interfaces to match the screen data (motion picture or still picture) enables efficient transfer of data for display.

The External Clock Operation mode that uses RGB interface allows flicker-free screen update. In this mode, the synchronization signals (VSYNC, HSYNC, and DOTCLK) are available for display operation. The data for display (DB[17:0]) is written according to the status of ENABLE in synchronization with VSYNC, HSYNC, and DOTCLK. In addition, using Window Address function enables rewriting only to the internal GRAM area to display motion pictures. Using this function also enables simultaneously display of motion picture and the GRAM data that was written earlier.




Figure 30 : System Interface and RGB Interface

SYSTEM INTERFACE

S6D0151 has nine System Interfaces as show below.

Table 66 : System Interfaces of S6D0151

No	Description
1	68x-System 18-bit bus interface
2	68x-System 16-bit bus interface
3	68x-System 9-bit bus interface
4	68x-System 8-bit bus interface
5	80x-System 18-bit bus interface
6	80x-System 16-bit bus interface
7	80x-System 9-bit bus interface
8	80x-System 8-bit bus interface
9	4-wire SPI (Serial Peripheral Interface)
10	3-wire SPI (Serial Peripheral Interface)

In order to select one of them you should set IM[3:0] properly. For detail, see "PAD DESCRIPTION" described earlier.

68-18BIT CPU INTERFACE

Bit Assignment




Figure 31 : Bit Assignment of Instructions on 68-18bit CPU Interface




Figure 32 : Bit Assignment of GRAM Data on 68-18bit CPU Interface

Timing Diagram

There are 4 timing conditions for 68 18-bit CPU interface, which are index write timing condition, data write timing condition, data read timing condition and status read timing condition.




Figure 33 : Timing Diagram of 68-18bit CPU Interface

68-16BIT CPU INTERFACE

Bit Assignment




Figure 34 : Bit Assignment of Instructions on 68-16bit CPU Interface




Figure 35 : Bit Assignment of GRAM Data on 68-16bit CPU Interface

Timing Diagram

There are 4 timing conditions for 68-16bit CPU interface, which are index write timing condition, data write timing condition, data read timing condition and status read timing condition.




Figure 36 : Timing Diagram of 68-16bit CPU Interface

68-9BIT CPU INTERFACE

Bit Assignment




Figure 37 : Bit Assignment of Instructions on 68-9bit CPU Interface




Figure 38 : Bit Assignment of GRAM Data on 68-9bit CPU Interface

Timing Diagram

There are 4 timing conditions for 68-9bit CPU interface, which are index write timing condition, data write timing condition, data read timing condition and status read timing condition.

In this mode, 16-bit instructions and GRAM data are divided into two half words and the transfer starts from the upper half word.




Figure 39 : Timing Diagram of 68-9bit CPU Interface

68-8BIT CPU INTERFACE

Bit Assignment




Figure 40 : Bit Assignment of Instructions on 68-8bit CPU Interface




Figure 41 : Bit Assignment of GRAM Data on 68-8bit CPU Interface

Timing Diagram

There are 4 timing conditions for 68-8bit CPU interface, which are index write timing condition, data write timing condition, data read timing condition and status read timing condition.

In this mode, 16-bit instructions and GRAM data are divided into two half words and the transfer starts from the upper half word.




Figure 42 : Timing Diagram of 68-8bit CPU Interface

80-18BIT CPU INTERFACE

Bit Assignment




Figure 43 : Bit Assignment of Instructions on 80-18bit CPU Interface




Figure 44 : Bit Assignment of GRAM Data on 80-18bit CPU Interface

Timing Diagram

There are 4 timing conditions for 80-18bit CPU interface, which are index write timing condition, data write timing condition, data read timing condition and status read timing condition.




Figure 45 : Timing Diagram of 80-18bit CPU Interface

80-16BIT CPU INTERFACE

Bit Assignment




Figure 46 : Bit Assignment of Instructions on 80-16bit CPU Interface




Figure 47 : Bit Assignment of GRAM Data on 80-16bit CPU Interface

Timing Diagram

There are 4 timing conditions for 80-16bit CPU interface, which are index write timing condition, data write timing condition, data read timing condition and status read timing condition.




Figure 48 : Timing Diagram of 80-16bit CPU Interface

80-9BIT CPU INTERFACE

Bit Assignment




Figure 49 : Bit Assignment of Instructions on 80-9bit CPU Interface




Figure 50 : Bit Assignment of GRAM Data on 80-9bit CPU Interface

Timing Diagram

There are 4 timing conditions for 80-9bit CPU interface, which are index write timing condition, data write timing condition, data read timing condition and status read timing condition.

In this mode, 16-bit instructions and GRAM data are divided into two half words and the transfer starts from the upper half word.




Figure 51 : Timing Diagram of 80-9bit CPU Interface

80-8BIT CPU INTERFACE

Bit Assignment




Figure 52 : Bit Assignment of Instructions on 80-8bit CPU Interface




Figure 53 : Bit Assignment of GRAM Data on 80-8bit CPU Interface

Timing Diagram

There are 4 timing conditions for 80-8bit CPU interface, which are index write timing condition, data write timing condition, data read timing condition and status read timing condition.

In this mode, 16-bit instructions and GRAM data are divided into two half words and the transfer starts from the upper half word.




Figure 54 : Timing Diagram of 80-8bit CPU Interface

SERIAL PERIPHERAL INTERFACE

Setting IM[3:0] properly allows standard clock-synchronized serial data transfer (SPI ; Serial Peripheral Interface), using CSB (chip select), SCL (serial transfer clock), SDI (serial input data) and SDO (serial output data). For the serial interface, IM[0] is used as ID.

When IM[3:0] is 4'b0111 especially, S6D0151 supports 3-wire serial peripheral interface using CSB_pad (chip select), RS_pad (serial transfer clock), DB[10]_pad (serial input/output data). For 3-wire SPI, ID should be 1'b1.

S6D0151 initiates serial data transfer by transferring the start byte at the falling edge of CSB input. It ends serial data transfer at the rising edge of CSB input.

S6D0151 is selected when the 6-bit chip address in the start byte transferred by the transmitting device matches the 6-bit device identification code assigned to S6D0151. ID is the least significant bit of the device identification code. S6D0151, when selected, receives the subsequent data string.

Two different chip addresses must be assigned to a single S6D0151 because the seventh bit of the start byte is used as a register select bit (RS): that is, when RS = "0", data can be written to the index register or status can be read, and when RS = "1", an instruction can be issued or data can be written to or read from GRAM. Read or write is determined according to the eighth bit of the start byte (R/WB bit). The data is written (receives) when the R/WB bit is "0", and is read (transmits) when the R/WB bit is "1".

After receiving the start byte, S6D0151 receives or transmits the subsequent data. The data is transferred with the MSB first. All S6D0151 instructions are 16 bits, so two bytes are received with the MSB first (DB15 to 0), and then the instruction is internally executed.

Five bytes of GRAM data read just after the start byte are invalid. S6D0151 starts to read correct GRAM data from the sixth byte. Likewise, it starts to read correct register/status from the second byte.



Table 67 : Start Byte Format

Transfer Bit	1 st	2 nd	3 rd	4 th	5 th	6 th	7 th	8 th
Start byte format	Device Identification code						RS	RWB
	0	1	1	1	0	ID		

[NOTE] The IM[0] pad is used as ID

Table 68 : RS and RWB Bit Function

RS bit	RWB bit	Function
0	0	Set index register
0	1	Read status
1	0	Writes instruction or RAM data
1	1	Reads instruction or RAM data

Bit Assignment**Figure 55 : Bit Assignment of Instructions on SPI****Figure 56 : Bit Assignment of GRAM Data on SPI**

Timing Diagrams (IM = 4'b010X)




Figure 57 : Basic Timing Diagram of Data Transfer through SPI (IM=4'b010X)




Figure 58 : Timing Diagram of Consecutive Data-Write through SPI (IM=4'b010X)




Figure 59 : Timing Diagram of Register / Status Read through SPI (IM=4'b010X)

Timing Diagrams (IM = 4'b0111)




Figure 61 : Basic Timing Diagram of Data Transfer through SPI (IM=4'b0111)




Figure 62 : Timing Diagram of Consecutive Data-Write through SPI (IM=4'b0111)




Figure 63 : Timing Diagram of Register / Status Read through SPI (IM=4'b0111)




Figure 64 : Timing Diagram of GRAM-Data Read through SPI (IM=4'b0111)

RGB INTERFACE

MOTION PICTURE DISPLAY

S6D0151 incorporates RGB interface to display motion pictures and GRAM to store data for display.

To display motion pictures, S6D0151 has the following features.

- Only motion picture area can be transferred by the Window Address function.
- Only motion picture area to be rewritten can be transferred selectively.
- Reducing the amount of data transferred enables reduce the power consumption of the whole system.
- Still picture area, such as an icon, can be updated while displaying motion pictures combining with the system interface (for details, refer to "GRAM ACCESS VIA RGB INTERFACE AND SPI" described later).

The RGB interface is performed in synchronization with VSYNC, HSYNC, and DOTCLK.

Window Address Function enables transfer only the screen to be updated and reduce the power consumption.

In the period between the completion of displaying one frame data and the next VSYNC signal, the display status will remain in front porch period.




Figure 65 : RGB Interface

[NOTE] For RGB interface, VSYNC, HSYNC, DOTCLK should be supplied at much higher resolution than that of panel.

There are three timing conditions for RGB Interface that is determined according to RIM and each condition is described below.

18BIT RGB INTERFACE

Bit Assignment




Figure 66 : Bit Assignment of GRAM Data on 18bit RGB Interface

Timing Diagram




Figure 67 : Timing Diagram of 18/16bit RGB Interface

16BIT RGB INTERFACE

Bit Assignment




Figure 68 : Bit Assignment of GRAM Data on 16bit RGB Interface

Timing Diagram

There are two timing conditions for RGB Interface that is determined according to RIM.




Figure 69 : Timing Diagram of 18/16bit RGB Interface

6BIT RGB INTERFACE

In order to transfer data on 6bit RGB Interface there should be three transfers.

Bit Assignment




Figure 70 : Bit Assignment of GRAM Data on 6bit RGB Interface

Timing Diagram




Figure 71 : Timing Diagram of 6bit RGB Interface

- [NOTES]**
1. Three clocks are regarded as one clock for transfer when data is transferred in 6-bit interface.
 2. VSYNC, HSYNC, ENABLE, DOTCLK, and DB[17:12] should be transferred in units of three clocks.

Transfer Synchronization




Figure 72 : Transfer Synchronization Function in 6-bit RGB Interface mode

NOTE: The figure above shows Transfer Synchronization function for 6bit RGB Interface. S6D0151 has a transfer counter internally to count 1st, 2nd and 3rd data transfer of 6bit RGB Interface. The transfer counter is reset on the falling edge of VSYNC and enters the 1st data transmission state. Transfer mismatch can be corrected at every VSYNC signal assertion. In this method, when data is consecutively transferred in for displaying motion pictures, the effect of transfer mismatch will be reduced and recovered by normal operation.

NOTE: The internal display is operated in units of three DOTCLKs. When DOTCLK is not input in units of pixels, clock mismatch occurs and the frame, which is operated, and the next frame are not displayed correctly.

INTERFACE SWAPPING FOR MEMORY ACCESS

DISPLAY MODES AND GRAM ACCESS CONTROL

Display mode and RAM Access is controlled as shown below. For each display status, display mode control and RAM Access control are combined properly.

Table 69 : DISPLAY MODE & RAM ACCESS CONTROL

Display Status	GRAM Access (RM)	Display Mode (DM)
1. Still Picture Display	System Interface (RM = 0)	Internal Clock Operation (DM[1:0] = 00)
2. Motion Picture Display	RGB Interface (RM = 1)	External Clock Operation (DM[1:0] = 01)
3. Rewrite Still Picture while Motion Picture is being displayed	System Interface (RM = 0)	External Clock Operation (DM[1:0] = 01)

[NOTE 1] Only system interface can set Instruction register.

[NOTE 2] When the RGB Interface is being operated do not change the RGB Interface mode (RIM).

Internal Clock Operation mode with System Interface (1)

Every operation in Internal Clock Operation mode is done in synchronization with the internal clock which is generated by internal OSC. The signals input through RGB interface are all meaningless. Access to internal GRAM is done via system interface.

External Clock Operation mode with RGB Interface (2)

In External Clock Operation mode, frame sync signal (VSYNC), line sync signal (HSYNC) and DOTCLK are used for display operation. Display data is transferred in the unit of pixel through DB bus and saved to GRAM.

External Clock Operation mode with System Interface (3)

Write GRAM data via system interface even in External Clock Operation mode. There should not be any data transmission on RGB interface in this case. To restart data transmission on RGB interface, set RM to "1", set memory address properly and write index of 22h for GRAM write operation.

With the combination of Window Address function, motion picture and still picture may be saved in separated GRAM regions respectively. In this case motion picture and still picture are displayed simultaneously.

GRAM ACCESS VIA RGB INTERFACE AND SPI

All the data for display is written to the internal GRAM in S6D0151 when RGB interface is in use. In this method, data, including motion picture and screen update frame, can only be transferred via RGB interface.

With Window Address function, power consumption can be reduced and high-speed access can be achieved while motion pictures are being displayed. Data for display that is not in the motion picture area or the screen update frame can be written via System Interface.

GRAM can be accessed via SPI even when RGB interface is in use. To do that ENABLE should be inactive state to stop data writing via RGB interface, because the write operation to GRAM is always performed in synchronization with DOTCLK while ENABLE is active state. Then you may write any data through SPI. After this access to GRAM via SPI, a waiting time is needed for a write/read bus cycle before the next RAM access starts via RGB interface. When a RAM write conflict occurs, data writing is not guaranteed.




Figure 73 : GRAM Access through RGB Interface and SPI

TRANSITION SEQUENCES BETWEEN DISPLAY MODES

Transitions between Internal Clock Operation mode and External Clock Operation mode should follow the mode transition sequence shown below.




Figure 74 : Transition between Internal Clock Operation Mode and External Clock Operation Mode

PANEL CONTROL INTERFACE

INTERCONNECTION BETWEEN PANEL AND S6D0151




Figure 75 : System structure

TIMING DIAGRAMS

Frame Inversion & Line Inversion




Figure 76 : VCOM waveforms and LCD inversion (BP = 2, FP = 2)

[Figure 73 Note]

TD = 1.5DISP_CK + Gate Non-overlap period + Delay Amount of the Source Output)

- Gate Non-overlap period : defined by R71h GNO[1:0].
- Delay Amount of the Source Output : defined by R70h SDT[1:0].
- DISP_CK : OSC_CK divided by DIV[1:0](DM=2'b00) or DOTCLK divided by 8 (DM = 2'b01 and RIM[1] = 1'b1)

Example)

R70h SDT[1:0]=00, R71h GNO[1:0]=00,
 TD = 1.5DISP_CK + 2DISP_CK + 1 DISP_CK = 4.5 DISP_CK

Source Output & Gate Clock




Figure 77 : Source Output & Gate Clock Timing (EQ = 2'b11, GNO = 2'b01, DIV = 2'b00)

[Figure 74 NOTE]

- a = GNO, Gate Non-overlap period could adjust from the Reference point which is G[n+1] start position.
- b = "b" is the start point of SDT and it placed 1.5 DISP_CLK in front of G[n+1] start position.
- c = SDT (Delay Amount of the Source Output) could adjust from the "b".
- d = EQ, sustained for the number of clock cycle from the end of "c".
- e = Floating during 0.5 DISP_CLK after EQ.

DISP_CLK = OSC_CLK divided by DIV[1:0](DM = 2'b00) or DOTCLK divided by 8(DM = 2'b01 and RIM[1] = 1'b1)

Interlaced Scanning Function




Figure 78 : normal scanning method (Line Inversion)




Figure 79 : 3-field interlaced scanning method

GAMMA ADJUSTMENT FUNCTION

The S6D0151 provides the gamma adjustment function to display 262,144 colors simultaneously. The gamma adjustment executed by the gradient adjustment register and the micro-adjustment register that determines 8 grayscale levels. Furthermore, since the gradient adjustment register and the micro-adjustment register have the positive polarities and negative polarities, adjust them to match LCD panel respectively.




Figure 80 : Grayscale control

STRUCTURE OF GRAYSCALE AMPLIFIER

The structure of the grayscale amplifier is shown as below. Determine 8-level (VIN0-VIN7) by the gradient adjuster and the micro adjustment register. Each level is split by the internal ladder resistance and level between V0 to V63 is generated.




Figure 81 : Structure of grayscale amplifier




Figure 82 : Structure of Ladder / 8 to 1 selector

GAMMA ADJUSTMENT REGISTER

This block has the register to set up the grayscale voltage adjusting to the gamma specification of the LCD panel. These registers can independently set up to positive/negative polarities and there are 3 types of register groups to adjust gradient and amplitude on number of the grayscale, characteristics of the grayscale voltage. (Average $\langle R \rangle \langle G \rangle \langle B \rangle$ is common.) The following figure indicates the operation of each adjusting register.




Figure 83 : The operation of adjusting register

a) Gradient adjustment resistor

The gradient adjustment resistors are used to adjust the gradient in the middle of the grayscale characteristics for the voltage without changing the dynamic range. To accomplish the adjustment, it controls the variable resistor (VRHP (N) / VRLP (N)) of the ladder resistor for the grayscale voltage generator. Also, there is an independent resistor on the positive/negative polarities in order for corresponding to asymmetry drive.

b) Amplitude adjustment resistor

The amplitude-adjusting resistor is to adjust amplitude of the grayscale voltage. To accomplish the adjustment, it controls the variable resistor (VRP(N)0) of the ladder resistor for the grayscale voltage generator located at upper side of the ladder resistor and it controls the variable resistor (VRP(N)1) of the ladder resistor for the grayscale voltage generator located at lower side of the ladder resistor.

Also, there is an independent resistor on the positive/negative polarities as well as the gradient-adjusting resistor.

c) Micro adjustment resistor

The micro adjustment resistor is to make subtle adjustment of the grayscale voltage level. To accomplish the adjustment, it controls the each reference voltage level by the 8 to 1 selector towards the 8-leveled reference voltage generated from the ladder resistor. Also, there is an independent resistor on the positive/negative polarities as well as other adjusting resistors.

Table 70 : Gamma correction registers

Register	Positive polarity	Negative polarity	Set-up contents
Gradient adjustment	PRP0[2:0]	PRN0[2:0]	Variable resistor VRHP(N)
	PRP1[2:0]	PRN1[2:0]	Variable resistor VRLP(N)
Amplitude adjustment	VRP0[3:0]	VRN0[3:0]	Variable resistor VRP(N)0
	VRP1[4:0]	VRN1[4:0]	Variable resistor VRP(N)1
Micro-adjustment	PKP0[2:0]	PKN0[2:0]	The voltage of grayscale number 1 is selected by the 8 to 1 selector
	PKP1[2:0]	PKN1[2:0]	The voltage of grayscale number 8 is selected by the 8 to 1 selector
	PKP2[2:0]	PKN2[2:0]	The voltage of grayscale number 20 is selected by the 8 to 1 selector
	PKP3[2:0]	PKN3[2:0]	The voltage of grayscale number 43 is selected by the 8 to 1 selector
	PKP4[2:0]	PKN4[2:0]	The voltage of grayscale number 55 is selected by the 8 to 1 selector
	PKP5[2:0]	PKN5[2:0]	The voltage of grayscale number 62 is selected by the 8 to 1 selector

LADDER RESISTOR / 8-to-1 SELECTOR

This block outputs the reference voltage of the grayscale voltage. There are two ladder resistors including the variable resistor and the 8 to 1 selector selecting voltage generated by the ladder resistance voltage. The variable and 8 to 1 resistors are controlled by the gamma resistor. Also, there are pads that connect to the external volume resistor. In addition, it allows compensating the dispersion of length from one panel to another.

VARIABLE RESISTOR

There are 2 types of the variable resistors that are for the gradient adjustment (VRHP (N) / VRLP (N)) and for the amplitude adjustment (VRP(N)0 / VRP(N)1). The resistance value is set by the gradient adjusting resistor and the amplitude adjustment resistor as below.

Table 71 : Gradient Adjustment

Register value PRP(N) [2:0]	Resistance value VRHP(N)/VRLP(N)
000	0R
001	4R
010	8R
011	12R
100	16R
101	20R
110	24R
111	28R

Table 72 : Amplitude Adjustment(1)

Register value VRP(N)0 [3:0]	Resistance value VRP(N)0
0000	0R
0001	2R
0010	4R
.	.
.	.
.	.
1101	26R
1110	28R
1111	30R

Table 73 : Amplitude Adjustment(2)

Register value VRP(N)1 [4:0] , VR1C=0	Resistance value VRP(N)1
00000	0R
00001	1R
00010	2R
.	.
.	.
.	.
11101	29R
11110	30R
11111	31R

Table 74 : Amplitude Adjustment(3)

Register value VRP(N)1 [4:0] , VR1C=1	Resistance value VRP(N)1
00000	0R
00001	2R
00010	4R
.	.
.	.
.	.
01101	26R
01110	28R
01111	30R
10000	Setting disabled
.	.
.	.
.	.
11101	Setting disabled
11110	Setting disabled
11111	Setting disabled

8-to-1 SELECTOR

In the 8 to 1 selector, the voltage level must be selected given by the ladder resistance and the micro-adjusting register. And output the voltage the six types of the reference voltage, the VIN1- to VIN6.

Following figure explains the relationship between the micro-adjusting register and the selecting voltage.

Table 75 : Relationship between Micro-adjustment Register and Selected Voltage

Register value PKP(N) [2:0]	Selected voltage					
	VINP(N)1	VINP(N)2	VINP(N)3	VINP(N)4	VINP(N)5	VINP(N)6
000	KVP(N)1	KVP(N)9	KVP(N)17	KVP(N)25	KVP(N)33	KVP(N)41
001	KVP(N)2	KVP(N)10	KVP(N)18	KVP(N)26	KVP(N)34	KVP(N)42
010	KVP(N)3	KVP(N)11	KVP(N)19	KVP(N)27	KVP(N)35	KVP(N)43
011	KVP(N)4	KVP(N)12	KVP(N)20	KVP(N)28	KVP(N)36	KVP(N)44
100	KVP(N)5	KVP(N)13	KVP(N)21	KVP(N)29	KVP(N)37	KVP(N)45
101	KVP(N)6	KVP(N)14	KVP(N)22	KVP(N)30	KVP(N)38	KVP(N)46
110	KVP(N)7	KVP(N)15	KVP(N)23	KVP(N)31	KVP(N)39	KVP(N)47
111	KVP(N)8	KVP(N)16	KVP(N)24	KVP(N)32	KVP(N)40	KVP(N)48

Table 76 : Gamma Adjusting Voltage Formula (Positive polarity) 1

Pins	Formula	Micro-adjusting register value	Reference voltage
KVP0	$GVDD - \Delta V * V_{RP0} / SUMRP$	-	VINP0
KVP1	$GVDD - \Delta V * (V_{RP0} + 5R) / SUMRP$	PKP0[2:0] = "000"	VINP1
KVP2	$GVDD - \Delta V * (V_{RP0} + 9R) / SUMRP$	PKP0[2:0] = "001"	
KVP3	$GVDD - \Delta V * (V_{RP0} + 13R) / SUMRP$	PKP0[2:0] = "010"	
KVP4	$GVDD - \Delta V * (V_{RP0} + 17R) / SUMRP$	PKP0[2:0] = "011"	
KVP5	$GVDD - \Delta V * (V_{RP0} + 21R) / SUMRP$	PKP0[2:0] = "100"	
KVP6	$GVDD - \Delta V * (V_{RP0} + 25R) / SUMRP$	PKP0[2:0] = "101"	
KVP7	$GVDD - \Delta V * (V_{RP0} + 29R) / SUMRP$	PKP0[2:0] = "110"	
KVP8	$GVDD - \Delta V * (V_{RP0} + 33R) / SUMRP$	PKP0[2:0] = "111"	
KVP9	$GVDD - \Delta V * (V_{RP0} + 33R + VRHP) / SUMRP$	PKP1[2:0] = "000"	VINP2
KVP10	$GVDD - \Delta V * (V_{RP0} + 34R + VRHP) / SUMRP$	PKP1[2:0] = "001"	
KVP11	$GVDD - \Delta V * (V_{RP0} + 35R + VRHP) / SUMRP$	PKP1[2:0] = "010"	
KVP12	$GVDD - \Delta V * (V_{RP0} + 36R + VRHP) / SUMRP$	PKP1[2:0] = "011"	
KVP13	$GVDD - \Delta V * (V_{RP0} + 37R + VRHP) / SUMRP$	PKP1[2:0] = "100"	
KVP14	$GVDD - \Delta V * (V_{RP0} + 38R + VRHP) / SUMRP$	PKP1[2:0] = "101"	
KVP15	$GVDD - \Delta V * (V_{RP0} + 39R + VRHP) / SUMRP$	PKP1[2:0] = "110"	
KVP16	$GVDD - \Delta V * (V_{RP0} + 40R + VRHP) / SUMRP$	PKP1[2:0] = "111"	
KVP17	$GVDD - \Delta V * (V_{RP0} + 45R + VRHP) / SUMRP$	PKP2[2:0] = "000"	VINP3
KVP18	$GVDD - \Delta V * (V_{RP0} + 46R + VRHP) / SUMRP$	PKP2[2:0] = "001"	
KVP19	$GVDD - \Delta V * (V_{RP0} + 47R + VRHP) / SUMRP$	PKP2[2:0] = "010"	
KVP20	$GVDD - \Delta V * (V_{RP0} + 48R + VRHP) / SUMRP$	PKP2[2:0] = "011"	
KVP21	$GVDD - \Delta V * (V_{RP0} + 49R + VRHP) / SUMRP$	PKP2[2:0] = "100"	
KVP22	$GVDD - \Delta V * (V_{RP0} + 50R + VRHP) / SUMRP$	PKP2[2:0] = "101"	
KVP23	$GVDD - \Delta V * (V_{RP0} + 51R + VRHP) / SUMRP$	PKP2[2:0] = "110"	
KVP24	$GVDD - \Delta V * (V_{RP0} + 52R + VRHP) / SUMRP$	PKP2[2:0] = "111"	
KVP25	$GVDD - \Delta V * (V_{RP0} + 68R + VRHP) / SUMRP$	PKP3[2:0] = "000"	VINP4
KVP26	$GVDD - \Delta V * (V_{RP0} + 69R + VRHP) / SUMRP$	PKP3[2:0] = "001"	
KVP27	$GVDD - \Delta V * (V_{RP0} + 70R + VRHP) / SUMRP$	PKP3[2:0] = "010"	
KVP28	$GVDD - \Delta V * (V_{RP0} + 71R + VRHP) / SUMRP$	PKP3[2:0] = "011"	
KVP29	$GVDD - \Delta V * (V_{RP0} + 72R + VRHP) / SUMRP$	PKP3[2:0] = "100"	
KVP30	$GVDD - \Delta V * (V_{RP0} + 73R + VRHP) / SUMRP$	PKP3[2:0] = "101"	
KVP31	$GVDD - \Delta V * (V_{RP0} + 74R + VRHP) / SUMRP$	PKP3[2:0] = "110"	
KVP32	$GVDD - \Delta V * (V_{RP0} + 75R + VRHP) / SUMRP$	PKP3[2:0] = "111"	
KVP33	$GVDD - \Delta V * (V_{RP0} + 80R + VRHP) / SUMRP$	PKP4[2:0] = "000"	VINP5
KVP34	$GVDD - \Delta V * (V_{RP0} + 81R + VRHP) / SUMRP$	PKP4[2:0] = "001"	
KVP35	$GVDD - \Delta V * (V_{RP0} + 82R + VRHP) / SUMRP$	PKP4[2:0] = "010"	
KVP36	$GVDD - \Delta V * (V_{RP0} + 83R + VRHP) / SUMRP$	PKP4[2:0] = "011"	
KVP37	$GVDD - \Delta V * (V_{RP0} + 84R + VRHP) / SUMRP$	PKP4[2:0] = "100"	
KVP38	$GVDD - \Delta V * (V_{RP0} + 85R + VRHP) / SUMRP$	PKP4[2:0] = "101"	
KVP39	$GVDD - \Delta V * (V_{RP0} + 86R + VRHP) / SUMRP$	PKP4[2:0] = "110"	
KVP40	$GVDD - \Delta V * (V_{RP0} + 87R + VRHP) / SUMRP$	PKP4[2:0] = "111"	
KVP41	$GVDD - \Delta V * (V_{RP0} + 87R + VRHP + VRLP) / SUMRP$	PKP5[2:0] = "000"	VINP6
KVP42	$GVDD - \Delta V * (V_{RP0} + 91R + VRHP + VRLP) / SUMRP$	PKP5[2:0] = "001"	
KVP43	$GVDD - \Delta V * (V_{RP0} + 95R + VRHP + VRLP) / SUMRP$	PKP5[2:0] = "010"	
KVP44	$GVDD - \Delta V * (V_{RP0} + 99R + VRHP + VRLP) / SUMRP$	PKP5[2:0] = "011"	
KVP45	$GVDD - \Delta V * (V_{RP0} + 103R + VRHP + VRLP) / SUMRP$	PKP5[2:0] = "100"	
KVP46	$GVDD - \Delta V * (V_{RP0} + 107R + VRHP + VRLP) / SUMRP$	PKP5[2:0] = "101"	
KVP47	$GVDD - \Delta V * (V_{RP0} + 111R + VRHP + VRLP) / SUMRP$	PKP5[2:0] = "110"	
KVP48	$GVDD - \Delta V * (V_{RP0} + 115R + VRHP + VRLP) / SUMRP$	PKP5[2:0] = "111"	
KVP49	$GVDD - \Delta V * (V_{RP0} + 120R + VRHP + VRLP) / SUMRP$	-	VINP7

SUMRP: Total of the positive polarity ladder resistance = 128R + VRHP + VRLP + VRP0+VRP1

ΔV: Potential difference between GVDD-VGS

Table 77 : Gamma Voltage Formula (Positive Polarity) 2

Grayscale voltage	Formula	Grayscale voltage	Formula
V0	VINP0	V32	$V20-(V20-V43)^*(12/23)$
V1	VINP1	V33	$V20-(V20-V43)^*(13/23)$
V2	$V1-(V1-V8)^*(28/96)$	V34	$V20-(V20-V43)^*(14/23)$
V3	$V1-(V1-V8)^*(42/96)$	V35	$V20-(V20-V43)^*(15/23)$
V4	$V1-(V1-V8)^*(60/96)$	V36	$V20-(V20-V43)^*(16/23)$
V5	$V1-(V1-V8)^*(69/96)$	V37	$V20-(V20-V43)^*(17/23)$
V6	$V1-(V1-V8)^*(78/96)$	V38	$V20-(V20-V43)^*(18/23)$
V7	$V1-(V1-V8)^*(87/96)$	V39	$V20-(V20-V43)^*(19/23)$
V8	VINP2	V40	$V20-(V20-V43)^*(20/23)$
V9	$V8-(V8-V20)^*(2/24)$	V41	$V20-(V20-V43)^*(21/23)$
V10	$V8-(V8-V20)^*(4/24)$	V42	$V20-(V20-V43)^*(22/23)$
V11	$V8-(V8-V20)^*(6/24)$	V43	VINP4
V12	$V8-(V8-V20)^*(8/24)$	V44	$V43-(V43-V55)^*(2/24)$
V13	$V8-(V8-V20)^*(10/24)$	V45	$V43-(V43-V55)^*(4/24)$
V14	$V8-(V8-V20)^*(12/24)$	V46	$V43-(V43-V55)^*(6/24)$
V15	$V8-(V8-V20)^*(14/24)$	V47	$V43-(V43-V55)^*(8/24)$
V16	$V8-(V8-V20)^*(16/24)$	V48	$V43-(V43-V55)^*(10/24)$
V17	$V8-(V8-V20)^*(18/24)$	V49	$V43-(V43-V55)^*(12/24)$
V18	$V8-(V8-V20)^*(20/24)$	V50	$V43-(V43-V55)^*(14/24)$
V19	$V8-(V8-V20)^*(22/24)$	V51	$V43-(V43-V55)^*(16/24)$
V20	VINP3	V52	$V43-(V43-V55)^*(18/24)$
V21	$V20-(V20-V43)^*(1/23)$	V53	$V43-(V43-V55)^*(20/24)$
V22	$V20-(V20-V43)^*(2/23)$	V54	$V43-(V43-V55)^*(22/24)$
V23	$V20-(V20-V43)^*(3/23)$	V55	VINP5
V24	$V20-(V20-V43)^*(4/23)$	V56	$V55-(V55-V62)^*(9/96)$
V25	$V20-(V20-V43)^*(5/23)$	V57	$V55-(V55-V62)^*(18/96)$
V26	$V20-(V20-V43)^*(6/23)$	V58	$V55-(V55-V62)^*(27/96)$
V27	$V20-(V20-V43)^*(7/23)$	V59	$V55-(V55-V62)^*(36/96)$
V28	$V20-(V20-V43)^*(8/23)$	V60	$V55-(V55-V62)^*(54/96)$
V29	$V20-(V20-V43)^*(9/23)$	V61	$V55-(V55-V62)^*(68/96)$
V30	$V20-(V20-V43)^*(10/23)$	V62	VINP6
V31	$V20-(V20-V43)^*(11/23)$	V63	VINP7

[NOTE] Keep the following conditions.

AVDD – V0 > 0.5V

AVDD – V8 > 1.1V

Table 78 : Gamma Adjusting Voltage Formula (Negative polarity) 1

Pins	Formula	Micro-adjusting register value	Reference voltage
KVN0	$GVDD - \Delta V * VRN0 / SUMRN$	-	VINN0
KVN1	$GVDD - \Delta V * (VRN0 + 5R) / SUMRN$	PKN0[2:0] = "000"	VINN1
KVN2	$GVDD - \Delta V * (VRN0 + 9R) / SUMRN$	PKN0[2:0] = "001"	
KVN3	$GVDD - \Delta V * (VRN0 + 13R) / SUMRN$	PKN0[2:0] = "010"	
KVN4	$GVDD - \Delta V * (VRN0 + 17R) / SUMRN$	PKN0[2:0] = "011"	
KVN5	$GVDD - \Delta V * (VRN0 + 21R) / SUMRN$	PKN0[2:0] = "100"	
KVN6	$GVDD - \Delta V * (VRN0 + 25R) / SUMRN$	PKN0[2:0] = "101"	
KVN7	$GVDD - \Delta V * (VRN0 + 29R) / SUMRN$	PKN0[2:0] = "110"	
KVN8	$GVDD - \Delta V * (VRN0 + 33R) / SUMRN$	PKN0[2:0] = "111"	
KVN9	$GVDD - \Delta V * (VRN0 + 33R + VRHN) / SUMRN$	PKN1[2:0] = "000"	
KVN10	$GVDD - \Delta V * (VRN0 + 34R + VRHN) / SUMRN$	PKN1[2:0] = "001"	
KVN11	$GVDD - \Delta V * (VRN0 + 35R + VRHN) / SUMRN$	PKN1[2:0] = "010"	
KVN12	$GVDD - \Delta V * (VRN0 + 36R + VRHN) / SUMRN$	PKN1[2:0] = "011"	
KVN13	$GVDD - \Delta V * (VRN0 + 37R + VRHN) / SUMRN$	PKN1[2:0] = "100"	
KVN14	$GVDD - \Delta V * (VRN0 + 38R + VRHN) / SUMRN$	PKN1[2:0] = "101"	
KVN15	$GVDD - \Delta V * (VRN0 + 39R + VRHN) / SUMRN$	PKN1[2:0] = "110"	
KVN16	$GVDD - \Delta V * (VRN0 + 40R + VRHN) / SUMRN$	PKN1[2:0] = "111"	
KVN17	$GVDD - \Delta V * (VRN0 + 45R + VRHN) / SUMRN$	PKN2[2:0] = "000"	VINN3
KVN18	$GVDD - \Delta V * (VRN0 + 46R + VRHN) / SUMRN$	PKN2[2:0] = "001"	
KVN19	$GVDD - \Delta V * (VRN0 + 47R + VRHN) / SUMRN$	PKN2[2:0] = "010"	
KVN20	$GVDD - \Delta V * (VRN0 + 48R + VRHN) / SUMRN$	PKN2[2:0] = "011"	
KVN21	$GVDD - \Delta V * (VRN0 + 49R + VRHN) / SUMRN$	PKN2[2:0] = "100"	
KVN22	$GVDD - \Delta V * (VRN0 + 50R + VRHN) / SUMRN$	PKN2[2:0] = "101"	
KVN23	$GVDD - \Delta V * (VRN0 + 51R + VRHN) / SUMRN$	PKN2[2:0] = "110"	
KVN24	$GVDD - \Delta V * (VRN0 + 52R + VRHN) / SUMRN$	PKN2[2:0] = "111"	
KVN25	$GVDD - \Delta V * (VRN0 + 68R + VRHN) / SUMRN$	PKN3[2:0] = "000"	
KVN26	$GVDD - \Delta V * (VRN0 + 69R + VRHN) / SUMRN$	PKN3[2:0] = "001"	
KVN27	$GVDD - \Delta V * (VRN0 + 70R + VRHN) / SUMRN$	PKN3[2:0] = "010"	
KVN28	$GVDD - \Delta V * (VRN0 + 71R + VRHN) / SUMRN$	PKN3[2:0] = "011"	
KVN29	$GVDD - \Delta V * (VRN0 + 72R + VRHN) / SUMRN$	PKN3[2:0] = "100"	
KVN30	$GVDD - \Delta V * (VRN0 + 73R + VRHN) / SUMRN$	PKN3[2:0] = "101"	
KVN31	$GVDD - \Delta V * (VRN0 + 74R + VRHN) / SUMRN$	PKN3[2:0] = "110"	
KVN32	$GVDD - \Delta V * (VRN0 + 75R + VRHN) / SUMRN$	PKN3[2:0] = "111"	
KVN33	$GVDD - \Delta V * (VRN0 + 80R + VRHN) / SUMRN$	PKN4[2:0] = "000"	VINN5
KVN34	$GVDD - \Delta V * (VRN0 + 81R + VRHN) / SUMRN$	PKN4[2:0] = "001"	
KVN35	$GVDD - \Delta V * (VRN0 + 82R + VRHN) / SUMRN$	PKN4[2:0] = "010"	
KVN36	$GVDD - \Delta V * (VRN0 + 83R + VRHN) / SUMRN$	PKN4[2:0] = "011"	
KVN37	$GVDD - \Delta V * (VRN0 + 84R + VRHN) / SUMRN$	PKN4[2:0] = "100"	
KVN38	$GVDD - \Delta V * (VRN0 + 85R + VRHN) / SUMRN$	PKN4[2:0] = "101"	
KVN39	$GVDD - \Delta V * (VRN0 + 86R + VRHN) / SUMRN$	PKN4[2:0] = "110"	
KVN40	$GVDD - \Delta V * (VRN0 + 87R + VRHN) / SUMRN$	PKN4[2:0] = "111"	
KVN41	$GVDD - \Delta V * (VRN0 + 87R + VRHN + VRLN) / SUMRN$	PKN5[2:0] = "000"	
KVN42	$GVDD - \Delta V * (VRN0 + 91R + VRHN + VRLN) / SUMRN$	PKN5[2:0] = "001"	
KVN43	$GVDD - \Delta V * (VRN0 + 95R + VRHN + VRLN) / SUMRN$	PKN5[2:0] = "010"	
KVN44	$GVDD - \Delta V * (VRN0 + 99R + VRHN + VRLN) / SUMRN$	PKN5[2:0] = "011"	
KVN45	$GVDD - \Delta V * (VRN0 + 103R + VRHN + VRLN) / SUMRN$	PKN5[2:0] = "100"	
KVN46	$GVDD - \Delta V * (VRN0 + 107R + VRHN + VRLN) / SUMRN$	PKN5[2:0] = "101"	
KVN47	$GVDD - \Delta V * (VRN0 + 111R + VRHN + VRLN) / SUMRN$	PKN5[2:0] = "110"	
KVN48	$GVDD - \Delta V * (VRN0 + 115R + VRHN + VRLN) / SUMRN$	PKN5[2:0] = "111"	
KVN49	$GVDD - \Delta V * (VRN0 + 120R + VRHN + VRLN) / SUMRN$	-	VINN7

SUMRN: Total of the negative polarity ladder resistance = 128R + VRHN + VRLN + VRN0+VRN1
 ΔV: Potential difference between GVDD-VGS

Table 79 : Gamma Voltage Formula (Negative Polarity) 2

Grayscale voltage	Formula	Grayscale voltage	Formula
V0	VINN0	V32	$V20-(V20-V43)*(12/23)$
V1	VINN1	V33	$V20-(V20-V43)*(13/23)$
V2	$V1-(V1-V8)*(28/96)$	V34	$V20-(V20-V43)*(14/23)$
V3	$V1-(V1-V8)*(42/96)$	V35	$V20-(V20-V43)*(15/23)$
V4	$V1-(V1-V8)*(60/96)$	V36	$V20-(V20-V43)*(16/23)$
V5	$V1-(V1-V8)*(69/96)$	V37	$V20-(V20-V43)*(17/23)$
V6	$V1-(V1-V8)*(78/96)$	V38	$V20-(V20-V43)*(18/23)$
V7	$V1-(V1-V8)*(87/96)$	V39	$V20-(V20-V43)*(19/23)$
V8	VINN2	V40	$V20-(V20-V43)*(20/23)$
V9	$V8-(V8-V20)*(2/24)$	V41	$V20-(V20-V43)*(21/23)$
V10	$V8-(V8-V20)*(4/24)$	V42	$V20-(V20-V43)*(22/23)$
V11	$V8-(V8-V20)*(6/24)$	V43	VINN4
V12	$V8-(V8-V20)*(8/24)$	V44	$V43-(V43-V55)*(2/24)$
V13	$V8-(V8-V20)*(10/24)$	V45	$V43-(V43-V55)*(4/24)$
V14	$V8-(V8-V20)*(12/24)$	V46	$V43-(V43-V55)*(6/24)$
V15	$V8-(V8-V20)*(14/24)$	V47	$V43-(V43-V55)*(8/24)$
V16	$V8-(V8-V20)*(16/24)$	V48	$V43-(V43-V55)*(10/24)$
V17	$V8-(V8-V20)*(18/24)$	V49	$V43-(V43-V55)*(12/24)$
V18	$V8-(V8-V20)*(20/24)$	V50	$V43-(V43-V55)*(14/24)$
V19	$V8-(V8-V20)*(22/24)$	V51	$V43-(V43-V55)*(16/24)$
V20	VINN3	V52	$V43-(V43-V55)*(18/24)$
V21	$V20-(V20-V43)*(1/23)$	V53	$V43-(V43-V55)*(20/24)$
V22	$V20-(V20-V43)*(2/23)$	V54	$V43-(V43-V55)*(22/24)$
V23	$V20-(V20-V43)*(3/23)$	V55	VINN5
V24	$V20-(V20-V43)*(4/23)$	V56	$V55-(V55-V62)*(9/96)$
V25	$V20-(V20-V43)*(5/23)$	V57	$V55-(V55-V62)*(18/96)$
V26	$V20-(V20-V43)*(6/23)$	V58	$V55-(V55-V62)*(27/96)$
V27	$V20-(V20-V43)*(7/23)$	V59	$V55-(V55-V62)*(36/96)$
V28	$V20-(V20-V43)*(8/23)$	V60	$V55-(V55-V62)*(54/96)$
V29	$V20-(V20-V43)*(9/23)$	V61	$V55-(V55-V62)*(68/96)$
V30	$V20-(V20-V43)*(10/23)$	V62	VINN6
V31	$V20-(V20-V43)*(11/23)$	V63	VINN7

[NOTE] Keep the following conditions.

AVDD – V0 > 0.5V

AVDD – V8 > 1.1V

OUTPUT LEVEL AS THE FUNCTION OF GRAM DATA




Figure 84 : Relationship between RAM data and output voltage




Figure 85 : Relationship between source output and Vcom

THE 8-COLOR DISPLAY MODE

The S6D0151 incorporates 8-color display mode. During the 8-color mode all the gray scale levels (V0~V63) are halt. So that it attempts to lower power consumption.

During the 8-color mode, the Gamma micro adjustment register, PKP and PKN are invalid. Since V0~V63 is stopped, the RGB data in the GRAM should be set to 000000 or 111111 before set the mode.




Figure 86 : 8-color display control




Figure 87 : Set up procedure for the 8-color mode

INSTRUCTION SET UP FLOW

DISPLAY ON / OFF SEQUENCE




Figure 88 : DISPLAY ON / OFF SEQUENCE

D-STAND-BY / STAND-BY / SLEEP SEQUENCE




Figure 89 : D-STAND-BY/STAND-BY / SLEEP SEQUENCE




Figure 90 : DEEP STAND-BY EXIT FLOW

OSCILLATION CIRCUIT

The S6D0151 can provide R-C oscillation. S6D0151 internal oscillator does not need to attach the external resistor. The appropriate oscillation frequency for operating voltage, display size, and frame frequency can be obtained by adjusting the oscillator frequency control register setting. Since R-C oscillation stops during the standby mode, power consumption can be reduced.




Figure 91 : Oscillation Circuit

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Table 80 : Absolute Maximum Rating

(VSS = 0V)

Item	Symbol	Rating	Unit
Supply voltage for logic block	VDD - VSS	-0.3 to 3.3	V
Supply voltage for I/O block	VDD3 - VSS	-0.3 to 5.5	
Supply voltage for step-up circuit	VCI - VSS	-0.3 to 5.5	
LCD Supply Voltage range	AVDD - VSS	-0.3 to 6.5	
	VGH - VSS	-0.3 ~ 22.0	
	VSS - VGL	-0.3 ~ 22.0	
	VSS - VCL	-0.3 ~ 5.0	
	VGH - VGL	-0.3 ~ 33	
Input Voltage range	V _{in}	- 0.3 to VDD3 +0.5	
Operating temperature	T _{opr}	-40 ~ +85	
Storage temperature	T _{stg}	-55 ~ +110	°C

[NOTE] Absolute maximum rating is the limit value beyond which the IC may be broken. They do not assure operations
 Operating temperature is the range of device-operating temperature. They do not guarantee chip performance.
 Absolute maximum rating is guaranteed when our company's package used.

Caution

Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

DC CHARACTERISTICS

Table 81 : DC Characteristics

(VSS = 0V, T_A = -40°C ~ 85°C)

Characteristic	Symbol	CONDITION	MIN	TYP	MAX	Unit	Note
Operating voltage	VDD3		1.6		3.3	V	*1
LCD driving voltage	VGH		+7		16.5	V	
	VGL		-13.5		-7	V	
	AVDD		3.5		5.5	V	
Input high voltage	V _{IH}		0.8VDD3		VDD3	V	*2
Input low voltage	V _{IL}		0		0.2VDD3	V	*2
Output high voltage	V _{OH}	I _{OH} = -0.5mA	0.7VDD3		VDD3	V	*3
Output low voltage	V _{OL}	I _{OL} = 0.5mA	0.0		0.3VDD3	V	*3
Input leakage current	I _{IL}	VIN = VSS or VDD3	-1.0		1.0	μA	*2
Output leakage current	I _{OL}	VIN = VSS or VDD3	-3.0		3.0	μA	*2
Operating frequency	fosc	VDD3=2.8V Temp.=25°C RADJ=11000	228	240	252	kHz	
Internal reference power supply voltage	VCI		2.5	-	3.3	V	
1 st step-up output efficiency	AVDD	ILOAD=1.0mA VCI=2.8V	90	95		%	
2 nd step-up output efficiency	VGH	ILOAD=0.2mA VCI=2.8V BT=000	90	95		%	
3 rd step-up output efficiency	VGL	ILOAD=0.1mA VCI=2.8V BT=000	90	95		%	
4 th step-up output efficiency	VCL	ILOAD=0.3mA VCI=2.8V	90	95		%	

[NOTE]
1. VSS= 0V
2. Applied pads; IM, CSB, E_WRB, RWB_RDB, RS, DB, RESETB.
3. Applied pads; DB


Table 82 : DC Characteristics for LCD driver outputs

(AVDD=5.0V, VSS = 0V, T_A = -40°C ~ 85°C)

Characteristic	Symbol	CONDITION	MIN	TYP	MAX	Unit	Note
LCD gate driver output on resistance	R _{on}	VGH-VGL=30.0V, VGH=16.5V, VGL=-13.5V, Vgo=VGH - 0.5V		-	4	kΩ	
Output voltage deviation (Mean value)	ΔV _o	4.2V ≤ V _{so}		±20	±55	mV	
		0.8V < V _{so} < 4.2V		±10	±30	mV	
		V _{so} ≤ 0.8V		±20	±55	mV	
LCD source driver output voltage range	V _{so}	-	0.1	-	GVDD	V	
LCD source driver delay (C _{load} =18pF, R _{load} =11Kohm)	t _{SD1}	AVDD = 5.0V SAP = "010"	-	-	80	μs	
	t _{SD2}	AVDD = 5.0V SAP = "011"	-	-	50	μs	
	t _{SD3}	AVDD = 5.0V SAP = "100"	-	-	40	μs	
	t _{SD4}	AVDD = 5.0V SAP = "101"	-	-	30	μs	
Standby mode current	I _{stby_VDD3}	Standby mode, VDD3=2.8V, VDD=1.55V VCI=2.8V	-	-	5	μA	*1 *3
	I _{stby_VDD}		-	-	5	μA	
	I _{stby_VCI}		-	-	10	μA	
Sleep mode current	I _{sleep_VDD3}	Standby mode, VDD3=2.8V, VDD=1.55V VCI=2.8V	-	-	5	μA	*1 *3
	I _{sleep_VCI}		-	-	45	μA	
Deep standby mode current	I _{dstby_VDD3}	Deep standby mode, VDD3=2.8V, VDD=0V VCI=2.8V	-	-	2	μA	
	I _{dstby_VCI}		-	-	2	μA	
Current consumption during normal operation	I _{VCI}	No load, VDD3=2.8, VDD=1.55V, VCI=2.8V	-	-	3	mA	*4
	I _{VDD3_RGB}		-	-	150	μA	
	I _{VDD3_CPU}		-	-	10	μA	
Current consumption during setting MTP	I _{MTP}	VGH=17V			0.6	mA	*2
	I _{MTP}	VGH=15V			0.6	mA	*2


[NOTE]

1. Room temperature.
2. Simulation result, with common power condition VDD3=2.8, VDD=1.55V, VCI=2.8V
3. When Standby/Sleep mode, data not inputs to DB pads and control pads.
4. CPU access is inactive.

**Figure 93 : DC characteristics**

AC CHARACTERISTICS

68-SYSTEM 18/16/9/8BIT INTERFACE




[NOTE] t_{WLW68} and t_{WLR68} are determined by the overlap period of low CSB and high E.

($V_{DD3}=1.6V\sim 3.3V$, $V_{SS} = 0V$, $T_A = -40^{\circ}C \sim 85^{\circ}C$)

Parameter	Description	Min	Max	Unit
t_{CYCW68}	Cycle time (Write)	100	-	ns
t_{CYCR68}	Cycle time (Read)	500	-	ns
t_R, t_F	Pulse rise / fall time	-	10	ns
t_{WLW68}	Pulse Width Low (Write)	40	-	ns
t_{WLR68}	Pulse Width Low (Read)	250	-	ns
t_{WHW68}	Pulse Width High (Write)	40	-	ns
t_{WHR68}	Pulse Width High (Read)	200	-	ns
t_{AS68}	RS, RWB to CSB, E setup time	0	-	ns
t_{AH68}	RS, RWB to CSB, E hold time	0	-	ns
t_{WDS68}	Write data setup time	60	-	ns
t_{WDH68}	Write data hold time	2	-	ns
t_{RDD68}	Read data delay time	-	200	ns
t_{RDH68}	Read data hold time	5	-	ns

Figure 94 : AC characteristics of 68-system interface

80-SYSTEM 18/16/9/8BIT INTERFACE




[NOTE] t_{WLV80} and t_{WLR80} are determined by the overlap period of low CSB and low WRB or low CSB and low RDB

($V_{DD3}=1.6V\sim 3.3V$, $V_{SS} = 0V$, $T_A = -40^{\circ}C \sim 85^{\circ}C$)

Parameter	Description	Min	Max	Unit
t_{CYCW80}	Cycle time (Write)	100	-	ns
t_{CYCR80}	Cycle time (Read)	500	-	ns
t_R , t_F	Pulse rise / fall time	-	10	ns
t_{WLV80}	Pulse Width Low (Write)	40	-	ns
t_{WLR80}	Pulse Width Low (Read)	250	-	ns
t_{WHW80}	Pulse Width High (Write)	40	-	ns
t_{WHR80}	Pulse Width High (Read)	200	-	ns
t_{AS80}	RS to CSB, WRB (or RDB) setup time	0	-	ns
t_{AH80}	RS to CSB, WRB (or RDB) hold time	0	-	ns
t_{WDS80}	Write data setup time	60	-	ns
t_{WDH80}	Write data hold time	2	-	ns
t_{RDD80}	Read data delay time	-	200	ns
t_{RDH80}	Read data hold time	5	-	ns

Figure 95 : AC characteristics of 80-system interface

RGB INTERFACE




(VDD3=1.6V~3.3V, VSS = 0V, T_A = -40°C ~ 85°C)

Parameter	Description	Min	Max	Unit
tDCYC	DOTCLK period	80	-	ns
tDWL	DOTCLK pulse width low	40	-	ns
tDWH	DOTCLK pulse width high	40	-	ns
tDR / tDF	DOTCLK rising / falling time	-	10	ns
tSYNCS	VSYNC, HSYNC setup	0	-	ns
tENS	ENABLE setup	30	-	ns
tENH	ENABLE hold	20	-	ns
tDS	Input Data setup	30	-	ns
tDH	Input Data hold	20	-	ns

Figure 96 : AC Characteristics of RGB Interface


SERIAL PERIPHERAL INTERFACE (IM = 4'b010X)

(VDD3=1.6V~3.3V, VSS = 0V, T_A = -40°C ~ 85°C)

Parameter	Description	Min	Max	Unit
tscyc (write)	Serial clock write cycle time	100	-	ns
tscyc (read)	Serial clock read cycle time	500	-	ns
t _R , t _F	Serial clock rise / fall time	-	20	ns
tSCHW	Pulse width high for write	40	-	ns
tSCHR	Pulse width high for read	230	-	ns
tSCLW	Pulse width low for write	60	-	ns
tSCLR	Pulse width low for read	230	-	ns
tCSS	Chip Select setup time	20	-	ns
tCSH	Chip Select hold time	60	-	ns
tSIDS	Serial input data setup time	40	-	ns
tSIDH	Serial input data hold time	30	-	ns
tSODD	Serial output data delay time	-	130	ns
tSODH	Serial output data hold time	5	-	ns

Figure 97 : AC Characteristics of Serial Peripheral Interface (4-wire)

SERIAL PERIPHERAL INTERFACE (IM = 4'b0111)




(VDD3=1.6V~3.3V, VSS = 0V, T_A = -40°C ~ 85°C)

Parameter	Description	Min	Max	Unit
tscyc (write)	Serial clock write cycle time	67	-	ns
tscyc (read)	Serial clock read cycle time	500	-	ns
t _R , t _F	Serial clock rise / fall time	-	10	ns
tSCHW	Pulse width high for write	33	-	ns
tSCHR	Pulse width high for read	230	-	ns
tSCLW	Pulse width low for write	34	-	ns
tSCLR	Pulse width low for read	230	-	ns
tCSS	Chip Select setup time	20	-	ns
tCSH	Chip Select hold time	30	-	ns
tSIDS	Serial input data setup time	30	-	ns
tSIDH	Serial input data hold time	30	-	ns
tSODD	Serial output data delay time	-	130	ns
tSODH	Serial output data hold time	5	-	ns

Figure 98 : AC Characteristics of Serial Peripheral Interface (3-wire)

RESETB



[NOTE] Reset low pulse width shorter than 7us do not make reset. It means undesired short pulse such as glitch, bouncing noise or electrostatic discharge do not cause irregular system reset. Please refer to the table below.

Parameter	Description	Min	Max	Unit
tRES	Reset low pulse width	20	-	us


Figure 99 : AC characteristics (RESET timing)

Table 83 : Reset Operation Regarding tRES Pulse Width

tRES Pulse	Action
Shorter than 7 us	No reset
Longer than 20 us	Reset
Between 7 us and 20 us	Not determined

1. User may or may not use RESETB pad. In order to use it, user should satisfy the conditions described in the above tables. But when not wants to use RESETB, user may float it because internally generated POR (Power-On-Reset) is used.

2. Spike Rejection also applies during a valid reset pulse as shown below:



FIGURES

Figure 1 : Block Diagram of S6D0151	7
Figure 2 : Pad Configuration.....	8
Figure 3 : COG align key	10
Figure 4 : GRAM Address and Display Image.....	24
Figure 5 : Gate Clock Generation order selection using GS and SM (NL = 5'b10100, SCN = 5'b00000)	30
Figure 6 : Gate Clock Generation order selection using GS and SM.....	30
Figure 7 : Image mirroring using SS register (SS = "1")	31
Figure 8 : Interlaced scanning methods	33
Figure 9 : 260k color data transfer on 8-bit parallel bus (MDT = 2'b10).....	34
Figure 10 : 65k color data transfer on 8-bit parallel bus by 3-times Data Transfer (MDT = 2'b11)	34
Figure 11 : 260k color data transfer on 16-bit parallel bus (MDT = 2'b10).....	35
Figure 12 : 260k color data transfer on 16-bit parallel bus (MDT = 2'b11).....	35
Figure 13 : BP & FP in External Clock Operation Mode (DM[0] = "1")	41
Figure 14 : BP & FP in Internal Clock Operation Mode (DM[0] = "0")	41
Figure 15 : Formula for the frame frequency	42
Figure 16 : Memory Data Write Sequence	55
Figure 17 : Memory Data Read Sequence	56
Figure 18 : Gate Scan Position Control.....	59
Figure 19 : Window Address Function.....	61
Figure 20 : Split Screen Driving Function	62
Figure 21 : Partial Display Set Up Flow.....	64
Figure 22 : Example of Data Update with Window Address Function.....	65
Figure 23 : Voltage and waveforms for MTP programming.....	75
Figure 24 : Timing of MTP Load	75
Figure 25 : Configuration of the Internal Power-Supply Circuit	79
Figure 26 : Pattern diagram and an example of waveforms.....	80
Figure 27 : Set up Flow of Power Supply	81
Figure 28 : Voltage regulation function.....	83
Figure 29 : VCOMH control function.....	84
Figure 30 : System Interface and RGB Interface.....	85
Figure 31 : Bit Assignment of Instructions on 68-18bit CPU Interface	87
Figure 32 : Bit Assignment of GRAM Data on 68-18bit CPU Interface	87
Figure 33 : Timing Diagram of 68-18bit CPU Interface	87
Figure 34 : Bit Assignment of Instructions on 68-16bit CPU Interface	88
Figure 35 : Bit Assignment of GRAM Data on 68-16bit CPU Interface	88
Figure 36 : Timing Diagram of 68-16bit CPU Interface	88
Figure 37 : Bit Assignment of Instructions on 68-9bit CPU Interface	89
Figure 38 : Bit Assignment of GRAM Data on 68-9bit CPU Interface	89
Figure 39 : Timing Diagram of 68-9bit CPU Interface	89
Figure 40 : Bit Assignment of Instructions on 68-8bit CPU Interface	90
Figure 41 : Bit Assignment of GRAM Data on 68-8bit CPU Interface	90
Figure 42 : Timing Diagram of 68-8bit CPU Interface	90
Figure 43 : Bit Assignment of Instructions on 80-18bit CPU Interface	91
Figure 44 : Bit Assignment of GRAM Data on 80-18bit CPU Interface	91
Figure 45 : Timing Diagram of 80-18bit CPU Interface	91
Figure 46 : Bit Assignment of Instructions on 80-16bit CPU Interface	92
Figure 47 : Bit Assignment of GRAM Data on 80-16bit CPU Interface	92
Figure 48 : Timing Diagram of 80-16bit CPU Interface	92
Figure 49 : Bit Assignment of Instructions on 80-9bit CPU Interface	93
Figure 50 : Bit Assignment of GRAM Data on 80-9bit CPU Interface	93
Figure 51 : Timing Diagram of 80-9bit CPU Interface	93

Figure 52 : Bit Assignment of Instructions on 80-8bit CPU Interface	94
Figure 53 : Bit Assignment of GRAM Data on 80-8bit CPU Interface	94
Figure 54 : Timing Diagram of 80-8bit CPU Interface.....	94
Figure 55 : Bit Assignment of Instructions on SPI	96
Figure 56 : Bit Assignment of GRAM Data on SPI	96
Figure 57 : Basic Timing Diagram of Data Transfer through SPI (IM=4'b010X)	97
Figure 58 : Timing Diagram of Consecutive Data-Write through SPI (IM=4'b010X)	97
Figure 59 : Timing Diagram of Register / Status Read through SPI (IM=4'b010X)	97
Figure 60 : Timing Diagram of GRAM-Data Read through SPI (IM=4'b010X)	98
Figure 61 : Basic Timing Diagram of Data Transfer through SPI (IM=4'b0111).....	99
Figure 62 : Timing Diagram of Consecutive Data-Write through SPI (IM=4'b0111).....	99
Figure 63 : Timing Diagram of Register / Status Read through SPI (IM=4'b0111)	99
Figure 64 : Timing Diagram of GRAM-Data Read through SPI (IM=4'b0111)	100
Figure 65 : RGB Interface	101
Figure 66 : Bit Assignment of GRAM Data on 18bit RGB Interface	102
Figure 67 : Timing Diagram of 18/16bit RGB Interface.....	102
Figure 68 : Bit Assignment of GRAM Data on 16bit RGB Interface	103
Figure 69 : Timing Diagram of 18/16bit RGB Interface.....	103
Figure 70 : Bit Assignment of GRAM Data on 6bit RGB Interface	104
Figure 71 : Timing Diagram of 6bit RGB Interface.....	104
Figure 72 : Transfer Synchronization Function in 6-bit RGB Interface mode.....	105
Figure 73 : GRAM Access through RGB Interface and SPI	107
Figure 74 : Transition between Internal Clock Operation Mode and External Clock Operation Mode.....	108
Figure 75 : System structure.....	109
Figure 76 : VCOM waveforms and LCD inversion (BP = 2, FP = 2).....	110
Figure 77 : Source Output & Gate Clock Timing (EQ = 2'b11, GNO = 2'b01, DIV = 2'b00)	111
Figure 78 : normal scanning method (Line Inversion)	112
Figure 79 : 3-field interlaced scanning method.....	112
Figure 80 : Grayscale control.....	113
Figure 81 : Structure of grayscale amplifier	114
Figure 82 : Structure of Ladder / 8 to 1 selector	115
Figure 83 : The operation of adjusting register	116
Figure 84 : Relationship between RAM data and output voltage	125
Figure 85 : Relationship between source output and Vcom	126
Figure 86 : 8-color display control.....	127
Figure 87 : Set up procedure for the 8-color mode.....	128
Figure 88 : DISPLAY ON / OFF SEQUENCE.....	129
Figure 89 : D-STAND-BY/STAND-BY / SLEEP SEQUENCE	130
Figure 90 : DEEP STAND-BY EXIT FLOW	130
Figure 91 : Oscillation Circuit.....	131
Figure 92 : Application Circuit.....	132
Figure 93 : DC characteristics.....	136
Figure 94 : AC characteristics of 68-system interface	137
Figure 95 : AC characteristics or 80-system interface	138
Figure 96 : AC Characteristics of RGB Interface	139
Figure 97 : AC Characteristics of Serial Peripheral Interface (4-wire).....	140
Figure 98 : AC Characteristics of Serial Peripheral Interface (3-wire).....	141
Figure 99 : AC characteristics (RESET timing).....	142

TABLES

Table 1 : S6D0151 Pad Dimensions	9
Table 2 : Pad Center Coordinates	11
Table 3 : Pad Center Coordinates	12
Table 4 : Pad Center Coordinates	13
Table 5 : Pad Center Coordinates	14
Table 6 : Pad Center Coordinates	15
Table 7 : Power supply pad description.....	16
Table 8 : Power supply pad description (continued)	17
Table 9 : System interface pad description	18
Table 10 : RGB interface pad description (Continued).....	19
Table 11 : Display pad description	20
Table 12 : Oscillator and internal power regulator pad description	20
Table 13 : DUMMY pad description.....	21
Table 14 : Register Selection (80/68-8/9/16/18bit CPU Interface)	22
Table 15 : Register Selection (Serial Peripheral Interface)	22
Table 16 : Instruction table 1	26
Table 17 : Instruction table 2	27
Table 18 : DPL and DOTCLK polarity	29
Table 19 : EPL, ENABLE and RAM access	29
Table 20 : NL bit and Drive Duty (SCN = "00000").....	32
Table 21 : LCD inversion selection / Interlaced scanning method control	33
Table 22 : Multiple Data Transfer Mode Control.....	34
Table 23 : Address Direction Setting	36
Table 24 : Non-Displayed Area Control.....	37
Table 25 : Gate Clock Control	37
Table 26 : Color Depth Control.....	38
Table 27 : Source Output Control in operation.....	38
Table 28 : Source Output Control.....	39
Table 29 : Blank Period Control with FP and BP.....	40
Table 30 : Frame Frequency Control.....	42
Table 31 : Clock Cycles per horizontal line	42
Table 32 : RM and GRAM Access Interface.....	43
Table 33 : DM and Display Operation Mode	43
Table 34 : RIM and RGB Interface Mode	44
Table 35 : Current and Slew Rate Control.....	45
Table 36 : Step-Up Control	46
Table 37 : Step-Up Control	46
Table 38 : Current Control	47
Table 39 : Operation Mode Summary	47
Table 40 : VCI1 voltage setting	49
Table 41 : VCOMH Control.....	50
Table 42 : GVDD setting.....	51
Table 43 : Vcom Amplitude Control.....	52
Table 44 : VcomH Control	53
Table 45 : GRAM Address Range	54
Table 46 : Gate Scan Position Control	59
Table 47 : Split Screen Driving Function with SPT = 0.....	63
Table 48 : Split Screen Driving Function with SPT = 1.....	63
Table 49 : RADJ and Internal oscillator oscillation frequency	66
Table 50 : VGH,VGL DC/DC converter operation mode.....	67
Table 51 : AVDD DC/DC converter operation while low power mode.....	67

Table 52 : VGH DC/DC converter operation while low power mode	67
Table 53 : Equalization Control.....	68
Table 54 : Source Output Delay Control.....	68
Table 55 : Non-Overlap Period Control.....	69
Table 56 : Pumping Clock Control	72
Table 57 : VCOMH Control	72
Table 58 : Module Vendor.....	73
Table 59 : Power On delay Control.....	73
Table 60 : Discharge Circuit Operation.....	74
Table 61 : MTP writing time (Refer to the Figure24).....	75
Table 62 : VGH(MTP Power) Voltage Tolerance.....	76
Table 63 : Current consumption during setting MTP	76
Table 64 : Interface mode selection.....	77
Table 65 : Power Supply Up/Down Timing	82
Table 66 : System Interfaces of S6D0151	86
Table 67 : Start Byte Format.....	95
Table 68 : RS and RWB Bit Function.....	95
Table 69 : DISPLAY MODE & RAM ACCESS CONTROL.....	106
Table 70 : Gamma correction registers.....	117
Table 71 : Gradient Adjustment	118
Table 72 : Amplitude Adjustment(1).....	118
Table 73 : Amplitude Adjustment(2).....	118
Table 74 : Amplitude Adjustment(3).....	119
Table 75 : Relationship between Micro-adjustment Register and Selected Voltage.....	120
Table 76 : Gamma Adjusting Voltage Formula (Positive polarity) 1	121
Table 77 : Gamma Voltage Formula (Positive Polarity) 2.....	122
Table 78 : Gamma Adjusting Voltage Formula (Negative polarity) 1	123
Table 79 : Gamma Voltage Formula (Negative Polarity) 2.....	124
Table 80 : Absolute Maximum Rating.....	133
Table 81 : DC Characteristics	134
Table 82 : DC Characteristics for LCD driver outputs.....	135
Table 83 : Reset Operation Regarding tRES Pulse Width	142

REVISION HISTORY

S6D0151 Specification Revision History			
Version	Content	Author	Date
0.00	Original	C.W. Park	April 24, 2007
0.10	<ol style="list-style-type: none"> 1. 3-wire SPI Function is added. (P.18, P.86, P.95, P.141) 2. Included the function that host can check a module maker. (P.21, P.27, P.73) 3. Included the function that the output of TEST_OUT[0] can be masked to 'Low". (P.27, P.77) 4. MTP Write/Erase flow is added. (P.74~P.76, P.132) 5. Power Up/Down timing diagram is added. (P.82) 6. DC characteristic table is revised. (P.134~P.135) 7. AC Characteristic is revised. (P.137~P.141) 8. Minimum VDD3=1.65V → 1.60V 9. Bump Pad height is revised. (P.9) 10. GS function description is revised. (P.30) 11. Timing Diagram is revised. (P.110) 12. Gate output pad initialization status is changed. (P.78) 	C.W.Park	June 20, 2007
0.20	<ol style="list-style-type: none"> 1. AC Characteristic(Fig.98) is revised (P.141) 	C.W.Park	June 27, 2007

NOTICE

Precautions for Light

Light has characteristics to move electrons in the integrated circuitry of semiconductors, therefore may change the characteristics of semiconductor devices when irradiated with light. Consequently, the users of the packages which may expose chips to external light such as COB, COG, TCP and COF must consider effective methods to block out light from reaching the IC on all parts of the surface area, the top, bottom and the sides of the chip. Follow the precautions below when using the products.

1. Consider and verify the protection of penetrating light to the IC at substrate (board or glass) or product design stage.
2. Always test and inspect products under the environment with no penetration of light.